Home
last modified time | relevance | path

Searched refs:ccic_phy_parent_names (Results 1 - 4 of 4) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/mmp/
H A Dclk-of-pxa168.c187 static const char *ccic_phy_parent_names[] = {"pll1_6", "pll1_12"}; variable
194 {0, "ccic0_phy_mux", ccic_phy_parent_names, ARRAY_SIZE(ccic_phy_parent_names), CLK_SET_RATE_PARENT, APMU_CCIC0, 7, 1, 0, &ccic0_lock},
H A Dclk-of-pxa910.c193 static const char *ccic_phy_parent_names[] = {"pll1_6", "pll1_12"}; variable
200 {0, "ccic0_phy_mux", ccic_phy_parent_names, ARRAY_SIZE(ccic_phy_parent_names), CLK_SET_RATE_PARENT, APMU_CCIC0, 7, 1, 0, &ccic0_lock},
/kernel/linux/linux-6.6/drivers/clk/mmp/
H A Dclk-of-pxa168.c230 static const char * const ccic_phy_parent_names[] = {"pll1_6", "pll1_12"}; variable
240 {0, "ccic0_phy_mux", ccic_phy_parent_names, ARRAY_SIZE(ccic_phy_parent_names), CLK_SET_RATE_PARENT, APMU_CCIC0, 7, 1, 0, &ccic0_lock},
H A Dclk-of-pxa910.c192 static const char *ccic_phy_parent_names[] = {"pll1_6", "pll1_12"}; variable
199 {0, "ccic0_phy_mux", ccic_phy_parent_names, ARRAY_SIZE(ccic_phy_parent_names), CLK_SET_RATE_PARENT, APMU_CCIC0, 7, 1, 0, &ccic0_lock},

Completed in 3 milliseconds