Home
Sort by
last modified time
|
relevance
|
path
Repository(s)
applications
arkcompiler
base
build
commonlibrary
developtools
device
docs
domains
drivers
foundation
ide
interface
kernel
napi_generator
productdefine
test
third_party
vendor
select all
invert selection
clear
Full Search
Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition
Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol
Only finds symbol(e.g. methods classes,function,variables).
File Path
Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History
History log comments.
Type
Any
Bzip(2)
C
Clojure
C#
C++
ELF
Erlang
Image file
Fortran
Golang
GZIP
Haskell
Jar
Java
Java class
JavaScript
Lisp
Lua
Pascal
Perl
PHP
Plain Text
PL/SQL
Python
Rust
Scala
Shell script
SQL
Tar
Tcl
Troff
UUEncoded
Visual Basic
XML
Zip
Type of analyzer used to filter file types include with selected(e.g. just C sources).
Help
Searched
refs:buf_mask
(Results
1 - 23
of
23
) sorted by relevance
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/
H
A
D
amdgpu_ring_mux.c
58
start = s_start & ring->
buf_mask
;
in amdgpu_ring_mux_copy_pkt_from_sw_ring()
59
end = s_end & ring->
buf_mask
;
in amdgpu_ring_mux_copy_pkt_from_sw_ring()
110
if (chunk->cntl_offset <= e->ring->
buf_mask
)
in amdgpu_mux_resubmit_chunks()
113
if (chunk->ce_offset <= e->ring->
buf_mask
)
in amdgpu_mux_resubmit_chunks()
115
if (chunk->de_offset <= e->ring->
buf_mask
)
in amdgpu_mux_resubmit_chunks()
296
start = e->start_ptr_in_hw_ring & mux->real_ring->
buf_mask
;
in amdgpu_ring_mux_get_rptr()
297
end = e->end_ptr_in_hw_ring & mux->real_ring->
buf_mask
;
in amdgpu_ring_mux_get_rptr()
306
e->sw_rptr = (e->sw_cptr + offset) & ring->
buf_mask
;
in amdgpu_ring_mux_get_rptr()
429
offset = ring->wptr & ring->
buf_mask
;
in amdgpu_sw_ring_ib_mark_offset()
457
chunk->cntl_offset = ring->
buf_mask
in amdgpu_ring_mux_start_ib()
[all...]
H
A
D
amdgpu_ring.h
256
uint32_t
buf_mask
;
member
366
while (i <= ring->
buf_mask
)
in amdgpu_ring_clear_ring()
375
ring->ring[ring->wptr++ & ring->
buf_mask
] = v;
in amdgpu_ring_write()
389
occupied = ring->wptr & ring->
buf_mask
;
in amdgpu_ring_write_multiple()
391
chunk1 = ring->
buf_mask
+ 1 - occupied;
in amdgpu_ring_write_multiple()
H
A
D
amdgpu_ring.c
323
ring->
buf_mask
= (ring->ring_size / 4) - 1;
in amdgpu_ring_init()
325
0xffffffffffffffff : ring->
buf_mask
;
in amdgpu_ring_init()
481
early[0] = amdgpu_ring_get_rptr(ring) & ring->
buf_mask
;
in amdgpu_debugfs_ring_read()
482
early[1] = amdgpu_ring_get_wptr(ring) & ring->
buf_mask
;
in amdgpu_debugfs_ring_read()
483
early[2] = ring->wptr & ring->
buf_mask
;
in amdgpu_debugfs_ring_read()
H
A
D
sdma_v5_0.c
260
ret = ring->wptr & ring->
buf_mask
;/* this is the offset we need patch later */
in sdma_v5_0_ring_init_cond_exec()
271
BUG_ON(offset > ring->
buf_mask
);
in sdma_v5_0_ring_patch_cond_exec()
274
cur = (ring->wptr - 1) & ring->
buf_mask
;
in sdma_v5_0_ring_patch_cond_exec()
278
ring->ring[offset] = (ring->
buf_mask
+ 1) - offset + cur;
in sdma_v5_0_ring_patch_cond_exec()
H
A
D
sdma_v5_2.c
100
ret = ring->wptr & ring->
buf_mask
;/* this is the offset we need patch later */
in sdma_v5_2_ring_init_cond_exec()
111
BUG_ON(offset > ring->
buf_mask
);
in sdma_v5_2_ring_patch_cond_exec()
114
cur = (ring->wptr - 1) & ring->
buf_mask
;
in sdma_v5_2_ring_patch_cond_exec()
118
ring->ring[offset] = (ring->
buf_mask
+ 1) - offset + cur;
in sdma_v5_2_ring_patch_cond_exec()
H
A
D
sdma_v6_0.c
90
ret = ring->wptr & ring->
buf_mask
;/* this is the offset we need patch later */
in sdma_v6_0_ring_init_cond_exec()
101
BUG_ON(offset > ring->
buf_mask
);
in sdma_v6_0_ring_patch_cond_exec()
104
cur = (ring->wptr - 1) & ring->
buf_mask
;
in sdma_v6_0_ring_patch_cond_exec()
108
ring->ring[offset] = (ring->
buf_mask
+ 1) - offset + cur;
in sdma_v6_0_ring_patch_cond_exec()
H
A
D
gfx_v9_0.c
833
amdgpu_ring_write(kiq_ring, lower_32_bits(ring->wptr & ring->
buf_mask
));
in gfx_v9_0_kiq_unmap_queues()
5205
if (offset + (payload_size >> 2) <= ring->
buf_mask
+ 1) {
in gfx_v9_0_ring_patch_ce_meta()
5209
(ring->
buf_mask
+ 1 - offset) << 2);
in gfx_v9_0_ring_patch_ce_meta()
5210
payload_size -= (ring->
buf_mask
+ 1 - offset) << 2;
in gfx_v9_0_ring_patch_ce_meta()
5212
ce_payload_cpu_addr + ((ring->
buf_mask
+ 1 - offset) << 2),
in gfx_v9_0_ring_patch_ce_meta()
5240
if (offset + (payload_size >> 2) <= ring->
buf_mask
+ 1) {
in gfx_v9_0_ring_patch_de_meta()
5244
(ring->
buf_mask
+ 1 - offset) << 2);
in gfx_v9_0_ring_patch_de_meta()
5245
payload_size -= (ring->
buf_mask
+ 1 - offset) << 2;
in gfx_v9_0_ring_patch_de_meta()
5247
de_payload_cpu_addr + ((ring->
buf_mask
+ 1 - offset) << 2),
in gfx_v9_0_ring_patch_de_meta()
5618
ret = ring->wptr & ring->
buf_mask
;
in gfx_v9_0_ring_emit_init_cond_exec()
[all...]
H
A
D
gfx_v11_0.c
5169
wptr_tmp = ring->wptr & ring->
buf_mask
;
in gfx_v11_0_ring_set_wptr_gfx()
5232
wptr_tmp = ring->wptr & ring->
buf_mask
;
in gfx_v11_0_ring_set_wptr_compute()
5519
ret = ring->wptr & ring->
buf_mask
;
in gfx_v11_0_ring_emit_init_cond_exec()
5528
BUG_ON(offset > ring->
buf_mask
);
in gfx_v11_0_ring_emit_patch_cond_exec()
5531
cur = (ring->wptr - 1) & ring->
buf_mask
;
in gfx_v11_0_ring_emit_patch_cond_exec()
5535
ring->ring[offset] = (ring->
buf_mask
+ 1) - offset + cur;
in gfx_v11_0_ring_emit_patch_cond_exec()
H
A
D
gfx_v10_0.c
8173
wptr_tmp = ring->wptr & ring->
buf_mask
;
in gfx_v10_0_ring_set_wptr_gfx()
8236
wptr_tmp = ring->wptr & ring->
buf_mask
;
in gfx_v10_0_ring_set_wptr_compute()
8517
ret = ring->wptr & ring->
buf_mask
;
in gfx_v10_0_ring_emit_init_cond_exec()
8527
BUG_ON(offset > ring->
buf_mask
);
in gfx_v10_0_ring_emit_patch_cond_exec()
8530
cur = (ring->wptr - 1) & ring->
buf_mask
;
in gfx_v10_0_ring_emit_patch_cond_exec()
8534
ring->ring[offset] = (ring->
buf_mask
+ 1) - offset + cur;
in gfx_v10_0_ring_emit_patch_cond_exec()
H
A
D
gfx_v8_0.c
6338
ret = ring->wptr & ring->
buf_mask
;
in gfx_v8_0_ring_emit_init_cond_exec()
6347
BUG_ON(offset > ring->
buf_mask
);
in gfx_v8_0_ring_emit_patch_cond_exec()
6350
cur = (ring->wptr & ring->
buf_mask
) - 1;
in gfx_v8_0_ring_emit_patch_cond_exec()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
H
A
D
amdgpu_ring.c
242
ring->
buf_mask
= (ring->ring_size / 4) - 1;
in amdgpu_ring_init()
244
0xffffffffffffffff : ring->
buf_mask
;
in amdgpu_ring_init()
380
early[0] = amdgpu_ring_get_rptr(ring) & ring->
buf_mask
;
in amdgpu_debugfs_ring_read()
381
early[1] = amdgpu_ring_get_wptr(ring) & ring->
buf_mask
;
in amdgpu_debugfs_ring_read()
382
early[2] = ring->wptr & ring->
buf_mask
;
in amdgpu_debugfs_ring_read()
H
A
D
amdgpu_ring.h
218
uint32_t
buf_mask
;
member
305
while (i <= ring->
buf_mask
)
in amdgpu_ring_clear_ring()
314
ring->ring[ring->wptr++ & ring->
buf_mask
] = v;
in amdgpu_ring_write()
328
occupied = ring->wptr & ring->
buf_mask
;
in amdgpu_ring_write_multiple()
330
chunk1 = ring->
buf_mask
+ 1 - occupied;
in amdgpu_ring_write_multiple()
H
A
D
sdma_v5_2.c
225
ret = ring->wptr & ring->
buf_mask
;/* this is the offset we need patch later */
in sdma_v5_2_ring_init_cond_exec()
236
BUG_ON(offset > ring->
buf_mask
);
in sdma_v5_2_ring_patch_cond_exec()
239
cur = (ring->wptr - 1) & ring->
buf_mask
;
in sdma_v5_2_ring_patch_cond_exec()
243
ring->ring[offset] = (ring->
buf_mask
+ 1) - offset + cur;
in sdma_v5_2_ring_patch_cond_exec()
H
A
D
sdma_v5_0.c
276
ret = ring->wptr & ring->
buf_mask
;/* this is the offset we need patch later */
in sdma_v5_0_ring_init_cond_exec()
287
BUG_ON(offset > ring->
buf_mask
);
in sdma_v5_0_ring_patch_cond_exec()
290
cur = (ring->wptr - 1) & ring->
buf_mask
;
in sdma_v5_0_ring_patch_cond_exec()
294
ring->ring[offset] = (ring->
buf_mask
+ 1) - offset + cur;
in sdma_v5_0_ring_patch_cond_exec()
H
A
D
gfx_v9_0.c
5551
ret = ring->wptr & ring->
buf_mask
;
in gfx_v9_0_ring_emit_init_cond_exec()
5559
BUG_ON(offset > ring->
buf_mask
);
in gfx_v9_0_ring_emit_patch_cond_exec()
5562
cur = (ring->wptr & ring->
buf_mask
) - 1;
in gfx_v9_0_ring_emit_patch_cond_exec()
H
A
D
gfx_v8_0.c
6366
ret = ring->wptr & ring->
buf_mask
;
in gfx_v8_0_ring_emit_init_cond_exec()
6375
BUG_ON(offset > ring->
buf_mask
);
in gfx_v8_0_ring_emit_patch_cond_exec()
6378
cur = (ring->wptr & ring->
buf_mask
) - 1;
in gfx_v8_0_ring_emit_patch_cond_exec()
H
A
D
gfx_v10_0.c
7992
ret = ring->wptr & ring->
buf_mask
;
in gfx_v10_0_ring_emit_init_cond_exec()
8001
BUG_ON(offset > ring->
buf_mask
);
in gfx_v10_0_ring_emit_patch_cond_exec()
8004
cur = (ring->wptr - 1) & ring->
buf_mask
;
in gfx_v10_0_ring_emit_patch_cond_exec()
8008
ring->ring[offset] = (ring->
buf_mask
+ 1) - offset + cur;
in gfx_v10_0_ring_emit_patch_cond_exec()
/kernel/linux/linux-5.10/drivers/media/platform/exynos4-is/
H
A
D
fimc-isp-video.c
95
dma->dma_out_mask = video->
buf_mask
;
in isp_video_capture_start_streaming()
198
video->
buf_mask
|= BIT(ivb->index);
in isp_video_capture_buffer_queue()
222
video->
buf_mask
= (1UL << video->buf_count) - 1;
in isp_video_capture_buffer_queue()
250
video->
buf_mask
&= ~BIT(buf_index);
in fimc_isp_video_irq_handler()
251
fimc_is_hw_set_isp_buf_mask(is, video->
buf_mask
);
in fimc_isp_video_irq_handler()
H
A
D
fimc-isp.h
133
unsigned int
buf_mask
;
member
/kernel/linux/linux-6.6/drivers/media/platform/samsung/exynos4-is/
H
A
D
fimc-isp-video.c
95
dma->dma_out_mask = video->
buf_mask
;
in isp_video_capture_start_streaming()
198
video->
buf_mask
|= BIT(ivb->index);
in isp_video_capture_buffer_queue()
222
video->
buf_mask
= (1UL << video->buf_count) - 1;
in isp_video_capture_buffer_queue()
250
video->
buf_mask
&= ~BIT(buf_index);
in fimc_isp_video_irq_handler()
251
fimc_is_hw_set_isp_buf_mask(is, video->
buf_mask
);
in fimc_isp_video_irq_handler()
H
A
D
fimc-isp.h
121
* @
buf_mask
: bitmask of the queued video buffer indices
137
unsigned int
buf_mask
;
member
/kernel/linux/linux-5.10/sound/pci/cs46xx/
H
A
D
cs46xx_dsp_scb_types.h
985
buf_mask
/kernel/linux/linux-6.6/sound/pci/cs46xx/
H
A
D
cs46xx_dsp_scb_types.h
985
buf_mask
Completed in 80 milliseconds