Home
last modified time | relevance | path

Searched refs:ae_mask (Results 1 - 25 of 38) sorted by relevance

12

/kernel/linux/linux-6.6/drivers/crypto/intel/qat/qat_common/
H A Dadf_admin.c157 const unsigned long ae_mask) in adf_send_admin()
161 for_each_set_bit(ae, &ae_mask, ICP_QAT_HW_AE_DELIMITER) in adf_send_admin()
174 u32 ae_mask = hw_device->ae_mask; in adf_init_ae() local
180 return adf_send_admin(accel_dev, &req, &resp, ae_mask); in adf_init_ae()
188 u32 ae_mask = hw_device->admin_ae_mask ?: hw_device->ae_mask; in adf_set_fw_constants() local
197 return adf_send_admin(accel_dev, &req, &resp, ae_mask); in adf_set_fw_constants()
204 unsigned int ae_mask = ADF_ONE_AE; in adf_get_fw_timestamp() local
208 ret = adf_send_admin(accel_dev, &req, &resp, ae_mask); in adf_get_fw_timestamp()
154 adf_send_admin(struct adf_accel_dev *accel_dev, struct icp_qat_fw_init_admin_req *req, struct icp_qat_fw_init_admin_resp *resp, const unsigned long ae_mask) adf_send_admin() argument
218 u32 ae_mask = GET_HW_DATA(accel_dev)->ae_mask; adf_set_chaining() local
233 unsigned long ae_mask; adf_get_dc_capabilities() local
276 u32 ae_mask = accel_dev->hw_device->ae_mask; adf_send_admin_tim_sync() local
288 u32 ae_mask = accel_dev->hw_device->ae_mask; adf_send_admin_hb_timer() local
369 u32 ae_mask = hw_data->admin_ae_mask; adf_init_admin_pm() local
[all...]
H A Dadf_fw_counters.c52 unsigned long ae_mask; in adf_fw_counters_load_from_device() local
57 ae_mask = hw_data->ae_mask & ~hw_data->admin_ae_mask; in adf_fw_counters_load_from_device()
59 if (hweight_long(ae_mask) > fw_counters->ae_count) in adf_fw_counters_load_from_device()
63 for_each_set_bit(ae, &ae_mask, GET_MAX_ACCELENGINES(accel_dev)) { in adf_fw_counters_load_from_device()
119 ae_count = hweight_long(hw_data->ae_mask & ~hw_data->admin_ae_mask); in adf_fw_counters_get()
H A Dqat_uclo.c375 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_uclo_init_ustore() local
389 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_uclo_init_ustore()
416 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_uclo_init_memory() local
430 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_uclo_init_memory()
661 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_uclo_map_ae() local
664 for_each_set_bit(ae, &ae_mask, max_ae) { in qat_uclo_map_ae()
864 unsigned long ae_mask in qat_uclo_init_globals() local
948 unsigned long ae_mask = handle->hal_handle->ae_mask; qat_uclo_set_ae_mode() local
1267 unsigned long ae_mask = handle->hal_handle->ae_mask; qat_uclo_broadcast_load_fw() local
1528 unsigned long ae_mask = handle->hal_handle->ae_mask; qat_uclo_load_fw() local
2013 unsigned long ae_mask = handle->hal_handle->ae_mask; qat_uclo_wr_uimage_page() local
[all...]
H A Dadf_accel_engine.c18 u32 ae_mask; in adf_ae_fw_load_images() local
26 ae_mask = hw_device->uof_get_ae_mask(accel_dev, i); in adf_ae_fw_load_images()
27 if (!obj_name || !ae_mask) { in adf_ae_fw_load_images()
32 if (qat_uclo_set_cfg_ae_mask(loader, ae_mask)) { in adf_ae_fw_load_images()
151 if (hw_data->ae_mask & (1 << ae)) { in adf_ae_stop()
H A Dqat_hal.c380 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_hal_check_ae_alive() local
385 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_hal_check_ae_alive()
419 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_hal_reset_timestamp() local
430 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_hal_reset_timestamp()
478 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_hal_clr_reset() local
501 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_hal_clr_reset()
607 unsigned long ae_mask in qat_hal_clear_xfer() local
623 unsigned long ae_mask = handle->hal_handle->ae_mask; qat_hal_clear_gpr() local
691 unsigned long ae_mask; qat_hal_chip_init() local
887 unsigned long ae_mask = handle->hal_handle->ae_mask; qat_hal_start() local
[all...]
H A Dadf_hw_arbiter.c22 unsigned long ae_mask = hw_data->ae_mask; in adf_init_arb() local
41 for_each_set_bit(i, &ae_mask, hw_data->num_engines) in adf_init_arb()
H A Dadf_gen2_hw_data.c19 if (!self || !self->ae_mask) in adf_gen2_get_num_aes()
22 return hweight32(self->ae_mask); in adf_gen2_get_num_aes()
31 unsigned long ae_mask = hw_data->ae_mask; in adf_gen2_enable_error_correction() local
35 for_each_set_bit(i, &ae_mask, hw_data->num_engines) { in adf_gen2_enable_error_correction()
H A Dadf_heartbeat.c169 const unsigned long ae_mask = hw_device->ae_mask; in adf_hb_get_status() local
195 for_each_set_bit(ae, &ae_mask, max_aes) { in adf_hb_get_status()
H A Dicp_qat_uclo.h412 unsigned int ae_mask; member
438 unsigned int ae_mask; member
483 unsigned int ae_mask; member
H A Dicp_qat_fw_loader_handle.h17 unsigned int ae_mask; member
/kernel/linux/linux-5.10/drivers/crypto/qat/qat_c3xxx/
H A Dadf_c3xxx_hw_data.c67 if (!self || !self->ae_mask) in get_num_aes()
71 if (self->ae_mask & (1 << i)) in get_num_aes()
131 unsigned long ae_mask = hw_device->ae_mask; in adf_enable_error_correction() local
136 for_each_set_bit(i, &ae_mask, GET_MAX_ACCELENGINES(accel_dev)) { in adf_enable_error_correction()
H A Dadf_drv.c134 hw_data->ae_mask = hw_data->get_ae_mask(hw_data); in adf_probe()
137 if (!hw_data->accel_mask || !hw_data->ae_mask || in adf_probe()
138 ((~hw_data->ae_mask) & 0x01)) { in adf_probe()
/kernel/linux/linux-5.10/drivers/crypto/qat/qat_dh895xcc/
H A Dadf_dh895xcc_hw_data.c60 if (!self || !self->ae_mask) in get_num_aes()
64 if (self->ae_mask & (1 << i)) in get_num_aes()
139 unsigned long ae_mask = hw_device->ae_mask; in adf_enable_error_correction() local
144 for_each_set_bit(i, &ae_mask, GET_MAX_ACCELENGINES(accel_dev)) { in adf_enable_error_correction()
H A Dadf_drv.c132 hw_data->ae_mask = hw_data->get_ae_mask(hw_data); in adf_probe()
135 if (!hw_data->accel_mask || !hw_data->ae_mask || in adf_probe()
136 ((~hw_data->ae_mask) & 0x01)) { in adf_probe()
/kernel/linux/linux-5.10/drivers/crypto/qat/qat_c62x/
H A Dadf_c62x_hw_data.c72 if (!self || !self->ae_mask) in get_num_aes()
76 if (self->ae_mask & (1 << i)) in get_num_aes()
141 unsigned long ae_mask = hw_device->ae_mask; in adf_enable_error_correction() local
146 for_each_set_bit(i, &ae_mask, GET_MAX_ACCELENGINES(accel_dev)) { in adf_enable_error_correction()
H A Dadf_drv.c134 hw_data->ae_mask = hw_data->get_ae_mask(hw_data); in adf_probe()
137 if (!hw_data->accel_mask || !hw_data->ae_mask || in adf_probe()
138 ((~hw_data->ae_mask) & 0x01)) { in adf_probe()
/kernel/linux/linux-5.10/drivers/crypto/qat/qat_common/
H A Dqat_hal.c277 ae_reset_csr |= handle->hal_handle->ae_mask << RST_CSR_AE_LSB; in qat_hal_reset()
349 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_hal_check_ae_alive() local
354 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_hal_check_ae_alive()
388 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_hal_reset_timestamp() local
398 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_hal_reset_timestamp()
443 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_hal_clr_reset() local
452 ae_reset_csr &= ~(handle->hal_handle->ae_mask << RST_CSR_AE_LS in qat_hal_clr_reset()
576 unsigned long ae_mask = handle->hal_handle->ae_mask; qat_hal_clear_xfer() local
592 unsigned long ae_mask = handle->hal_handle->ae_mask; qat_hal_clear_gpr() local
662 unsigned long ae_mask = hw_data->ae_mask; qat_hal_init() local
[all...]
H A Dicp_qat_hal.h98 ((ae & handle->hal_handle->ae_mask) << 12))
105 ((ae & handle->hal_handle->ae_mask) << 12))
H A Dadf_admin.c158 const unsigned long ae_mask) in adf_send_admin()
162 for_each_set_bit(ae, &ae_mask, ICP_QAT_HW_AE_DELIMITER) in adf_send_admin()
175 u32 ae_mask = hw_device->ae_mask; in adf_init_me() local
181 return adf_send_admin(accel_dev, &req, &resp, ae_mask); in adf_init_me()
189 u32 ae_mask = hw_device->ae_mask; in adf_set_fw_constants() local
198 return adf_send_admin(accel_dev, &req, &resp, ae_mask); in adf_set_fw_constants()
155 adf_send_admin(struct adf_accel_dev *accel_dev, struct icp_qat_fw_init_admin_req *req, struct icp_qat_fw_init_admin_resp *resp, const unsigned long ae_mask) adf_send_admin() argument
H A Dadf_accel_engine.c83 if (hw_data->ae_mask & (1 << ae)) { in adf_ae_start()
104 if (hw_data->ae_mask & (1 << ae)) { in adf_ae_stop()
H A Dicp_qat_fw_loader_handle.h17 unsigned int ae_mask; member
/kernel/linux/linux-6.6/drivers/crypto/intel/qat/qat_c62x/
H A Dadf_drv.c135 hw_data->ae_mask = hw_data->get_ae_mask(hw_data); in adf_probe()
138 if (!hw_data->accel_mask || !hw_data->ae_mask || in adf_probe()
139 ((~hw_data->ae_mask) & 0x01)) { in adf_probe()
/kernel/linux/linux-6.6/drivers/crypto/intel/qat/qat_dh895xcc/
H A Dadf_drv.c133 hw_data->ae_mask = hw_data->get_ae_mask(hw_data); in adf_probe()
136 if (!hw_data->accel_mask || !hw_data->ae_mask || in adf_probe()
137 ((~hw_data->ae_mask) & 0x01)) { in adf_probe()
/kernel/linux/linux-6.6/drivers/crypto/intel/qat/qat_c3xxx/
H A Dadf_drv.c135 hw_data->ae_mask = hw_data->get_ae_mask(hw_data); in adf_probe()
138 if (!hw_data->accel_mask || !hw_data->ae_mask || in adf_probe()
139 ((~hw_data->ae_mask) & 0x01)) { in adf_probe()
/kernel/linux/linux-6.6/drivers/crypto/intel/qat/qat_4xxx/
H A Dadf_4xxx_hw_data.c43 u32 ae_mask; member
140 if (!self || !self->ae_mask) in get_num_aes()
143 return hweight32(self->ae_mask); in get_num_aes()
428 switch (fw_config[i].ae_mask) { in get_ring_to_svc_map()
504 return fw_config[obj_num].ae_mask; in uof_get_ae_mask()

Completed in 20 milliseconds

12