Searched refs:_MASKED_FIELD (Results 1 - 6 of 6) sorted by relevance
| /kernel/linux/linux-6.6/drivers/gpu/drm/i915/ |
| H A D | i915_reg_defs.h | 195 #define _MASKED_FIELD(mask, value) ({ \ macro
204 #define _MASKED_BIT_ENABLE(a) ({ typeof(a) _a = (a); _MASKED_FIELD(_a, _a); })
205 #define _MASKED_BIT_DISABLE(a) (_MASKED_FIELD((a), 0))
|
| H A D | i915_perf.c | 2667 _MASKED_FIELD(GEN12_CTX_CTRL_OAR_CONTEXT_ENABLE, in gen12_configure_oar_context()
2899 return _MASKED_FIELD(GEN12_OAG_OA_DEBUG_DISABLE_CTX_SWITCH_REPORTS, in oag_report_ctx_switches()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/gt/ |
| H A D | intel_workarounds.c | 239 wa_write_masked_or(wal, (addr), 0, _MASKED_FIELD((mask), (value)))
809 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4), in snb_gt_workarounds_init()
883 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4), in ivb_gt_workarounds_init()
934 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4), in vlv_gt_workarounds_init()
977 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4), in hsw_gt_workarounds_init()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/ |
| H A D | i915_perf.c | 2268 _MASKED_FIELD(GEN12_CTX_CTRL_OAR_CONTEXT_ENABLE, in gen12_configure_oar_context()
2494 return _MASKED_FIELD(GEN12_OAG_OA_DEBUG_DISABLE_CTX_SWITCH_REPORTS, in oag_report_ctx_switches()
|
| H A D | i915_reg.h | 263 #define _MASKED_FIELD(mask, value) ({ \ macro
272 #define _MASKED_BIT_ENABLE(a) ({ typeof(a) _a = (a); _MASKED_FIELD(_a, _a); })
273 #define _MASKED_BIT_DISABLE(a) (_MASKED_FIELD((a), 0))
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/i915/gt/ |
| H A D | intel_workarounds.c | 328 wa_add(wal, reg, 0, _MASKED_FIELD(mask, val), mask, true); in wa_masked_field_set()
335 wa_mcr_add(wal, reg, 0, _MASKED_FIELD(mask, val), mask, true); in wa_mcr_masked_field_set()
|
Completed in 61 milliseconds