/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gvt/ |
H A D | reg.h | 100 ((_val) & _MASKED_BIT_DISABLE(_b))
|
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/gvt/ |
H A D | reg.h | 99 ((_val) & _MASKED_BIT_DISABLE(_b))
|
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/gt/ |
H A D | intel_engine_pm.c | 27 _MASKED_BIT_DISABLE(IDLE_MSG_DISABLE)); in intel_gsc_idle_msg_enable()
|
H A D | intel_ring_submission.c | 249 RING_MI_MODE, _MASKED_BIT_DISABLE(STOP_RING)); in xcs_resume() 784 *cs++ = _MASKED_BIT_DISABLE( in mi_set_context() 1038 _MASKED_BIT_DISABLE(GEN6_PSMI_SLEEP_MSG_DISABLE)); in gen6_bsd_submit_request()
|
H A D | intel_rc6.c | 781 _MASKED_BIT_DISABLE(VLV_COUNT_RANGE_HIGH)); in vlv_residency_raw()
|
H A D | intel_lrc.c | 857 ctl |= _MASKED_BIT_DISABLE(CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT); in init_common_regs() 861 ctl |= _MASKED_BIT_DISABLE(CTX_CTRL_ENGINE_CTX_SAVE_INHIBIT | in init_common_regs()
|
H A D | intel_workarounds.c | 315 wa_add(wal, reg, 0, _MASKED_BIT_DISABLE(val), val, true); in wa_masked_dis() 321 wa_mcr_add(wal, reg, 0, _MASKED_BIT_DISABLE(val), val, true); in wa_mcr_masked_dis()
|
H A D | intel_reset.c | 607 _MASKED_BIT_DISABLE(RESET_CTL_REQUEST_RESET)); in gen8_engine_reset_cancel()
|
H A D | intel_engine_cs.c | 1679 ENGINE_WRITE_FW(engine, RING_MI_MODE, _MASKED_BIT_DISABLE(STOP_RING)); in intel_engine_cancel_stop_cs()
|
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/ |
H A D | i915_reg_defs.h | 205 #define _MASKED_BIT_DISABLE(a) (_MASKED_FIELD((a), 0)) macro
|
H A D | intel_clock_gating.c | 750 _MASKED_BIT_DISABLE(ECO_FLIP_DONE)); in gen3_init_clock_gating() 769 _MASKED_BIT_DISABLE(MI_AGPBUSY_830_MODE)); in i85x_init_clock_gating()
|
H A D | i915_perf.c | 3012 _MASKED_BIT_DISABLE(STALL_DOP_GATING_DISABLE)); in gen12_disable_metric_set() 3014 _MASKED_BIT_DISABLE(GEN12_DISABLE_DOP_GATING)); in gen12_disable_metric_set()
|
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/pxp/ |
H A D | intel_pxp.c | 68 _MASKED_BIT_DISABLE(KCR_INIT_ALLOW_DISPLAY_ME_WRITES); in kcr_pxp_set_status()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gt/ |
H A D | intel_ring_submission.c | 309 RING_MI_MODE, _MASKED_BIT_DISABLE(STOP_RING)); in xcs_resume() 752 *cs++ = _MASKED_BIT_DISABLE( in mi_set_context() 1004 _MASKED_BIT_DISABLE(GEN6_BSD_SLEEP_MSG_DISABLE)); in gen6_bsd_submit_request()
|
H A D | intel_rc6.c | 695 _MASKED_BIT_DISABLE(VLV_COUNT_RANGE_HIGH)); in vlv_residency_raw()
|
H A D | intel_reset.c | 558 _MASKED_BIT_DISABLE(RESET_CTL_REQUEST_RESET)); in gen8_engine_reset_cancel()
|
H A D | intel_lrc.c | 4141 ENGINE_WRITE_FW(engine, RING_MI_MODE, _MASKED_BIT_DISABLE(STOP_RING)); in enable_execlists() 5228 ctl |= _MASKED_BIT_DISABLE(CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT); in init_common_reg_state() 5232 ctl |= _MASKED_BIT_DISABLE(CTX_CTRL_ENGINE_CTX_SAVE_INHIBIT | in init_common_reg_state()
|
H A D | intel_engine_cs.c | 1043 ENGINE_WRITE_FW(engine, RING_MI_MODE, _MASKED_BIT_DISABLE(STOP_RING)); in intel_engine_cancel_stop_cs()
|
H A D | intel_workarounds.c | 229 wa_add(wal, reg, 0, _MASKED_BIT_DISABLE(val), val); in wa_masked_dis()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gt/uc/ |
H A D | intel_uc_fw.c | 483 intel_uncore_write_fw(uncore, DMA_CTRL, _MASKED_BIT_DISABLE(dma_flags)); in uc_fw_xfer()
|
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/gt/uc/ |
H A D | intel_uc_fw.c | 1104 intel_uncore_write_fw(uncore, DMA_CTRL, _MASKED_BIT_DISABLE(dma_flags)); in uc_fw_xfer()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/ |
H A D | intel_pm.c | 387 _MASKED_BIT_DISABLE(FW_BLC_SELF_EN); in _intel_set_memory_cxsr() 398 _MASKED_BIT_DISABLE(INSTPM_SELF_EN); in _intel_set_memory_cxsr() 7515 I915_WRITE(ECOSKPD, _MASKED_BIT_DISABLE(ECO_FLIP_DONE)); in gen3_init_clock_gating() 7533 _MASKED_BIT_DISABLE(MI_AGPBUSY_830_MODE)); in i85x_init_clock_gating()
|
H A D | intel_uncore.c | 90 #define fw_clear(d, val) writel(_MASKED_BIT_DISABLE((val)), (d)->reg_set)
|
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/ |
H A D | intel_display_irq.c | 1324 intel_uncore_write(&dev_priv->uncore, SCPD0, _MASKED_BIT_DISABLE(CSTATE_RENDER_CLOCK_GATE_DISABLE)); in i915gm_disable_vblank()
|
H A D | i9xx_wm.c | 164 _MASKED_BIT_DISABLE(FW_BLC_SELF_EN); in _intel_set_memory_cxsr() 175 _MASKED_BIT_DISABLE(INSTPM_SELF_EN); in _intel_set_memory_cxsr()
|