Home
last modified time | relevance | path

Searched refs:ZS_CLOCK (Results 1 - 10 of 10) sorted by relevance

/kernel/linux/linux-5.10/drivers/tty/serial/
H A Dsunzilog.c64 #define ZS_CLOCK 4915200 /* Zilog input clock rate. */ macro
288 brg = BPS_TO_BRG(new_baud, ZS_CLOCK / ZS_CLOCK_DIVISOR); in sunzilog_change_mouse_baud()
952 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR); in sunzilog_set_termios()
1247 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR); in sunzilog_console_setup()
1294 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR); in sunzilog_init_kbdms()
1373 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR); in sunzilog_init_hw()
1435 up[0].port.uartclk = ZS_CLOCK; in zs_probe()
1453 up[1].port.uartclk = ZS_CLOCK; in zs_probe()
H A Dip22zilog.c56 #define ZS_CLOCK 3672000 /* Zilog input clock rate. */ macro
887 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR); in ip22zilog_set_termios()
1113 up[(chip * 2) + 0].port.uartclk = ZS_CLOCK; in ip22zilog_prepare()
1125 up[(chip * 2) + 1].port.uartclk = ZS_CLOCK; in ip22zilog_prepare()
1147 brg = BPS_TO_BRG(9600, ZS_CLOCK / ZS_CLOCK_DIVISOR); in ip22zilog_prepare()
H A Dpmac_zilog.c1015 case ZS_CLOCK/16: /* 230400 */ in pmz_convert_to_zs()
1020 case ZS_CLOCK/32: /* 115200 */ in pmz_convert_to_zs()
1028 brg = BPS_TO_BRG(baud, ZS_CLOCK / 16); in pmz_convert_to_zs()
1492 uap->port.uartclk = ZS_CLOCK; in pmz_init_port()
1716 uap->port.uartclk = ZS_CLOCK; in pmz_init_port()
H A Dpmac_zilog.h120 #define ZS_CLOCK 3686400 /* Z8530 RTxC input clock rate */ macro
H A Dzs.c97 #define ZS_CLOCK 7372800 /* Z85C30 PCLK input clock rate. */ macro
1107 uport->uartclk = ZS_CLOCK; in zs_probe_sccs()
/kernel/linux/linux-6.6/drivers/tty/serial/
H A Dsunzilog.c64 #define ZS_CLOCK 4915200 /* Zilog input clock rate. */ macro
288 brg = BPS_TO_BRG(new_baud, ZS_CLOCK / ZS_CLOCK_DIVISOR); in sunzilog_change_mouse_baud()
950 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR); in sunzilog_set_termios()
1245 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR); in sunzilog_console_setup()
1292 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR); in sunzilog_init_kbdms()
1371 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR); in sunzilog_init_hw()
1433 up[0].port.uartclk = ZS_CLOCK; in zs_probe()
1451 up[1].port.uartclk = ZS_CLOCK; in zs_probe()
H A Dip22zilog.c56 #define ZS_CLOCK 3672000 /* Zilog input clock rate. */ macro
885 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR); in ip22zilog_set_termios()
1111 up[(chip * 2) + 0].port.uartclk = ZS_CLOCK; in ip22zilog_prepare()
1123 up[(chip * 2) + 1].port.uartclk = ZS_CLOCK; in ip22zilog_prepare()
1145 brg = BPS_TO_BRG(9600, ZS_CLOCK / ZS_CLOCK_DIVISOR); in ip22zilog_prepare()
H A Dpmac_zilog.c987 case ZS_CLOCK/16: /* 230400 */ in pmz_convert_to_zs()
992 case ZS_CLOCK/32: /* 115200 */ in pmz_convert_to_zs()
1000 brg = BPS_TO_BRG(baud, ZS_CLOCK / 16); in pmz_convert_to_zs()
1429 uap->port.uartclk = ZS_CLOCK; in pmz_init_port()
1653 uap->port.uartclk = ZS_CLOCK; in pmz_init_port()
H A Dpmac_zilog.h110 #define ZS_CLOCK 3686400 /* Z8530 RTxC input clock rate */ macro
H A Dzs.c97 #define ZS_CLOCK 7372800 /* Z85C30 PCLK input clock rate. */ macro
1107 uport->uartclk = ZS_CLOCK; in zs_probe_sccs()

Completed in 16 milliseconds