Home
last modified time | relevance | path

Searched refs:X1CLK (Results 1 - 19 of 19) sorted by relevance

/kernel/linux/linux-5.10/drivers/net/hamradio/
H A Dz8530.h82 #define X1CLK 0x0 /* x1 clock mode */ macro
H A Ddmascc.c751 write_scc(priv, R4, SDLC | X1CLK); in scc_open()
H A Dscc.c800 wr(scc,R4,X1CLK|SDLC); /* *1 clock, SDLC mode */ in init_channel()
/kernel/linux/linux-5.10/drivers/tty/serial/
H A Dzs.h135 #define X1CLK 0x0 /* x1 clock mode */ macro
H A Dip22zilog.h116 #define X1CLK 0x0 /* x1 clock mode */ macro
H A Dsunzilog.h108 #define X1CLK 0x0 /* x1 clock mode */ macro
H A Dpmac_zilog.h206 #define X1CLK 0x0 /* x1 clock mode */ macro
H A Dpmac_zilog.c793 write_zsreg(uap, 4, X1CLK | MONSYNC); in pmz_fix_zero_bug_scc()
1007 uap->curregs[R4] = X1CLK; in pmz_convert_to_zs()
H A Dzs.c905 zport->regs[4] |= X1CLK; in zs_set_termios()
/kernel/linux/linux-6.6/drivers/tty/serial/
H A Dzs.h135 #define X1CLK 0x0 /* x1 clock mode */ macro
H A Dip22zilog.h116 #define X1CLK 0x0 /* x1 clock mode */ macro
H A Dsunzilog.h108 #define X1CLK 0x0 /* x1 clock mode */ macro
H A Dpmac_zilog.h196 #define X1CLK 0x0 /* x1 clock mode */ macro
H A Dpmac_zilog.c773 write_zsreg(uap, 4, X1CLK | MONSYNC); in pmz_fix_zero_bug_scc()
979 uap->curregs[R4] = X1CLK; in pmz_convert_to_zs()
H A Dzs.c905 zport->regs[4] |= X1CLK; in zs_set_termios()
/kernel/linux/linux-6.6/drivers/net/hamradio/
H A Dz8530.h82 #define X1CLK 0x0 /* x1 clock mode */ macro
H A Dscc.c802 wr(scc,R4,X1CLK|SDLC); /* *1 clock, SDLC mode */ in init_channel()
/kernel/linux/linux-5.10/drivers/net/wan/
H A Dz85230.h103 #define X1CLK 0x0 /* x1 clock mode */ macro
H A Dz85230.c215 4, SYNC_ENAB|SDLC|X1CLK,
240 4, SYNC_ENAB|SDLC|X1CLK,

Completed in 30 milliseconds