Searched refs:WRITE_UINT32 (Results 1 - 7 of 7) sorted by relevance
/kernel/liteos_m/arch/arm/arm9/gcc/ |
H A D | los_timer.c | 82 WRITE_UINT32(value, OS_TIMER_CLK_PWD_ADDR);
in SysTickStart() 85 WRITE_UINT32(value, OS_TIMER_PERIOD_REG_ADDR);
in SysTickStart() 92 WRITE_UINT32(value, OS_TIMER_CTL_REG_ADDR);
in SysTickStart() 106 WRITE_UINT32(mask, OS_TIMER_CTL_REG_ADDR);
in SysTickClockIrqClear() 118 WRITE_UINT32((UINT32)nextResponseTime, OS_TIMER_PERIOD_REG_ADDR);
in SysTickReload() 130 WRITE_UINT32(OS_TIMER_CNT_READ_BIT, OS_TIMER_READ_CTL_ADDR);
in SysTickCycleGet() 148 WRITE_UINT32(value, OS_TIMER_CTL_REG_ADDR);
in SysTickLock() 159 WRITE_UINT32(value, OS_TIMER_CTL_REG_ADDR);
in SysTickUnlock()
|
H A D | los_interrupt.c | 342 WRITE_UINT32(reg, OS_INT_GLOBAL_ENABLE_ADDR);
in HalHwiInit()
|
/kernel/liteos_m/arch/risc-v/riscv32/gcc/ |
H A D | los_timer.c | 74 WRITE_UINT32(0xffffffff, MTIMERCMP + 4); /* The high 4 bits of mtimer */
in SysTickStart() 75 WRITE_UINT32(period, MTIMERCMP);
in SysTickStart() 76 WRITE_UINT32(0x0, MTIMERCMP + 4); /* The high 4 bits of mtimer */
in SysTickStart() 97 WRITE_UINT32(0xffffffff, MTIMERCMP + MTIMER_HI_OFFSET);
in SysTickReload() 98 WRITE_UINT32((UINT32)timer, MTIMERCMP);
in SysTickReload() 99 WRITE_UINT32((UINT32)(timer >> SHIFT_32_BIT), MTIMERCMP + MTIMER_HI_OFFSET);
in SysTickReload()
|
/kernel/liteos_m/utils/ |
H A D | los_reg.h | 104 #define WRITE_UINT32(value, addr) (*((volatile UINT32 *)(addr)) = (value))
macro
|
/kernel/liteos_a/testsuites/kernel/include/ |
H A D | osTest.h | 123 #define writel(g_value, address) WRITE_UINT32(g_value, address) 367 #define HAL_WRITE_UINT32(addr, data) WRITE_UINT32(data, addr)
|
/kernel/liteos_a/kernel/include/ |
H A D | los_base.h | 132 #define WRITE_UINT32(value, addr) ({ DSB; *((volatile UINT32 *)((UINTPTR)(addr))) = (value); }) macro
|
/kernel/liteos_a/testsuites/unittest/common/include/ |
H A D | osTest.h | 107 #define writel(value, address) WRITE_UINT32(value, address)
|
Completed in 4 milliseconds