Home
last modified time | relevance | path

Searched refs:WM_D (Results 1 - 14 of 14) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
H A Drn_clk_mgr.c611 .wm_inst = WM_D,
648 .wm_inst = WM_D,
685 .wm_inst = WM_D,
722 .wm_inst = WM_D,
759 .wm_inst = WM_D,
833 bw_params->wm_table.entries[WM_D].pstate_latency_us = LPDDR_MEM_RETRAIN_LATENCY; in rn_clk_mgr_helper_populate_bw_params()
834 bw_params->wm_table.entries[WM_D].wm_inst = WM_D; in rn_clk_mgr_helper_populate_bw_params()
835 bw_params->wm_table.entries[WM_D].wm_type = WM_TYPE_RETRAINING; in rn_clk_mgr_helper_populate_bw_params()
836 bw_params->wm_table.entries[WM_D] in rn_clk_mgr_helper_populate_bw_params()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddcn30_fpu.c459 if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].valid) { in dcn30_fpu_calculate_wm_and_dlg()
460 context->bw_ctx.dml.soc.dram_clock_change_latency_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].dml_input.pstate_latency_us; in dcn30_fpu_calculate_wm_and_dlg()
461 context->bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].dml_input.sr_enter_plus_exit_time_us; in dcn30_fpu_calculate_wm_and_dlg()
462 context->bw_ctx.dml.soc.sr_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].dml_input.sr_exit_time_us; in dcn30_fpu_calculate_wm_and_dlg()
780 base->bw_params->wm_table.nv_entries[WM_D].valid = true; in dcn3_fpu_build_wm_range_table()
781 base->bw_params->wm_table.nv_entries[WM_D].dml_input.pstate_latency_us = pstate_latency_us; in dcn3_fpu_build_wm_range_table()
782 base->bw_params->wm_table.nv_entries[WM_D].dml_input.sr_exit_time_us = 2; in dcn3_fpu_build_wm_range_table()
783 base->bw_params->wm_table.nv_entries[WM_D].dml_input.sr_enter_plus_exit_time_us = 4; in dcn3_fpu_build_wm_range_table()
784 base->bw_params->wm_table.nv_entries[WM_D].pmfw_breakdown.wm_type = WATERMARKS_MALL; in dcn3_fpu_build_wm_range_table()
785 base->bw_params->wm_table.nv_entries[WM_D] in dcn3_fpu_build_wm_range_table()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn301/
H A Ddcn301_fpu.c245 .wm_inst = WM_D,
282 .wm_inst = WM_D,
429 table_entry = &bw_params->wm_table.entries[WM_D]; in dcn301_calculate_wm_and_dlg_fp()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dclk_mgr.h40 #define WM_D 3 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dclk_mgr.h40 #define WM_D 3 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddcn20_fpu.c792 .wm_inst = WM_D,
829 .wm_inst = WM_D,
866 .wm_inst = WM_D,
903 .wm_inst = WM_D,
940 .wm_inst = WM_D,
977 .wm_inst = WM_D,
2289 table_entry = &bw_params->wm_table.entries[WM_D]; in dcn21_calculate_wm()
2466 bw_params->wm_table.entries[WM_D].pstate_latency_us = LPDDR_MEM_RETRAIN_LATENCY; in dcn21_clk_mgr_set_bw_params_wm_table()
2467 bw_params->wm_table.entries[WM_D].wm_inst = WM_D; in dcn21_clk_mgr_set_bw_params_wm_table()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
H A Ddcn316_clk_mgr.c287 .wm_inst = WM_D,
324 .wm_inst = WM_D,
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
H A Ddcn315_clk_mgr.c322 .wm_inst = WM_D,
359 .wm_inst = WM_D,
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
H A Ddcn314_clk_mgr.c385 .wm_inst = WM_D,
422 .wm_inst = WM_D,
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
H A Ddcn31_clk_mgr.c370 .wm_inst = WM_D,
407 .wm_inst = WM_D,
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddcn32_fpu.c244 clk_mgr->base.bw_params->wm_table.nv_entries[WM_D].valid = true; in dcn32_build_wm_range_table_fpu()
245 clk_mgr->base.bw_params->wm_table.nv_entries[WM_D].dml_input.pstate_latency_us = clk_mgr->base.bw_params->dummy_pstate_table[3].dummy_pstate_latency_us; in dcn32_build_wm_range_table_fpu()
246 clk_mgr->base.bw_params->wm_table.nv_entries[WM_D].dml_input.fclk_change_latency_us = fclk_change_latency_us; in dcn32_build_wm_range_table_fpu()
247 clk_mgr->base.bw_params->wm_table.nv_entries[WM_D].dml_input.sr_exit_time_us = sr_exit_time_us / 2; // TBD in dcn32_build_wm_range_table_fpu()
248 clk_mgr->base.bw_params->wm_table.nv_entries[WM_D].dml_input.sr_enter_plus_exit_time_us = sr_enter_plus_exit_time_us / 2; // TBD in dcn32_build_wm_range_table_fpu()
249 clk_mgr->base.bw_params->wm_table.nv_entries[WM_D].pmfw_breakdown.wm_type = WATERMARKS_MALL; in dcn32_build_wm_range_table_fpu()
250 clk_mgr->base.bw_params->wm_table.nv_entries[WM_D].pmfw_breakdown.min_dcfclk = min_dcfclk_mhz; in dcn32_build_wm_range_table_fpu()
251 clk_mgr->base.bw_params->wm_table.nv_entries[WM_D].pmfw_breakdown.max_dcfclk = 0xFFFF; in dcn32_build_wm_range_table_fpu()
252 clk_mgr->base.bw_params->wm_table.nv_entries[WM_D].pmfw_breakdown.min_uclk = min_uclk_mhz; in dcn32_build_wm_range_table_fpu()
253 clk_mgr->base.bw_params->wm_table.nv_entries[WM_D] in dcn32_build_wm_range_table_fpu()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/calcs/
H A Ddcn_calcs.c46 #define WM_D 3 macro
1603 ranges.reader_wm_sets[3].wm_inst = WM_D; in dcn_bw_notify_pplib_of_wm_ranges()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/calcs/
H A Ddcn_calcs.c46 #define WM_D 3 macro
1556 ranges.reader_wm_sets[3].wm_inst = WM_D; in dcn_bw_notify_pplib_of_wm_ranges()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn21/
H A Ddcn21_resource.c1146 table_entry = &bw_params->wm_table.entries[WM_D]; in dcn21_calculate_wm()

Completed in 20 milliseconds