Home
last modified time | relevance | path

Searched refs:VIDCON1 (Results 1 - 10 of 10) sorted by relevance

/kernel/linux/linux-5.10/drivers/video/fbdev/
H A Ds3c-fb.c83 * @has_fixvclk: Set if VIDCON1 register has FIXVCLK bits.
1443 writel(pd->vidcon1, sfb->regs + VIDCON1); in s3c_fb_probe()
1447 reg = readl(sfb->regs + VIDCON1); in s3c_fb_probe()
1450 writel(reg, sfb->regs + VIDCON1); in s3c_fb_probe()
1579 writel(pd->vidcon1, sfb->regs + VIDCON1); in s3c_fb_resume()
1583 reg = readl(sfb->regs + VIDCON1); in s3c_fb_resume()
1586 writel(reg, sfb->regs + VIDCON1); in s3c_fb_resume()
1649 writel(pd->vidcon1, sfb->regs + VIDCON1); in s3c_fb_runtime_resume()
/kernel/linux/linux-6.6/drivers/video/fbdev/
H A Ds3c-fb.c84 * @has_fixvclk: Set if VIDCON1 register has FIXVCLK bits.
1438 writel(pd->vidcon1, sfb->regs + VIDCON1); in s3c_fb_probe()
1442 reg = readl(sfb->regs + VIDCON1); in s3c_fb_probe()
1445 writel(reg, sfb->regs + VIDCON1); in s3c_fb_probe()
1572 writel(pd->vidcon1, sfb->regs + VIDCON1); in s3c_fb_resume()
1576 reg = readl(sfb->regs + VIDCON1); in s3c_fb_resume()
1579 writel(reg, sfb->regs + VIDCON1); in s3c_fb_resume()
1642 writel(pd->vidcon1, sfb->regs + VIDCON1); in s3c_fb_runtime_resume()
/kernel/linux/linux-5.10/drivers/gpu/drm/exynos/
H A Dregs-decon7.h256 /* VIDCON1 */
257 #define VIDCON1(_x) (0x0600 + ((_x) * 0x50)) macro
H A Dexynos7_drm_decon.c527 writel(VIDCON1_VCLK_HOLD, ctx->regs + VIDCON1(0)); in decon_init()
H A Dexynos_drm_fimd.c496 writel(vidcon1, ctx->regs + driver_data->timing_base + VIDCON1); in fimd_commit()
/kernel/linux/linux-6.6/drivers/gpu/drm/exynos/
H A Dregs-decon7.h256 /* VIDCON1 */
257 #define VIDCON1(_x) (0x0600 + ((_x) * 0x50)) macro
H A Dexynos7_drm_decon.c528 writel(VIDCON1_VCLK_HOLD, ctx->regs + VIDCON1(0)); in decon_init()
H A Dexynos_drm_fimd.c520 writel(vidcon1, ctx->regs + driver_data->timing_base + VIDCON1); in fimd_commit()
/kernel/linux/linux-5.10/include/video/
H A Dsamsung_fimd.h73 #define VIDCON1 0x04 macro
/kernel/linux/linux-6.6/include/video/
H A Dsamsung_fimd.h73 #define VIDCON1 0x04 macro

Completed in 26 milliseconds