Home
last modified time | relevance | path

Searched refs:V4L2_DV_BT_STD_DMT (Results 1 - 25 of 29) sorted by relevance

12

/kernel/linux/linux-5.10/include/uapi/linux/
H A Dv4l2-dv-timings.h38 V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \
89 V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \
195 V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \
307 V4L2_DV_BT_STD_DMT, 0) \
314 V4L2_DV_BT_STD_DMT, 0) \
321 V4L2_DV_BT_STD_DMT, 0) \
331 V4L2_DV_BT_STD_DMT, 0) \
338 V4L2_DV_BT_STD_DMT, 0) \
345 V4L2_DV_BT_STD_DMT, 0) \
354 V4L2_DV_BT_STD_DMT,
[all...]
H A Dvideodev2.h1473 #define V4L2_DV_BT_STD_DMT (1 << 1) /* VESA Discrete Monitor Timings */ macro
/kernel/linux/linux-6.6/include/uapi/linux/
H A Dv4l2-dv-timings.h29 V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \
80 V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \
186 V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \
298 V4L2_DV_BT_STD_DMT, 0) \
305 V4L2_DV_BT_STD_DMT, 0) \
312 V4L2_DV_BT_STD_DMT, 0) \
322 V4L2_DV_BT_STD_DMT, 0) \
329 V4L2_DV_BT_STD_DMT, 0) \
336 V4L2_DV_BT_STD_DMT, 0) \
345 V4L2_DV_BT_STD_DMT,
[all...]
H A Dvideodev2.h1553 #define V4L2_DV_BT_STD_DMT (1 << 1) /* VESA Discrete Monitor Timings */ macro
/kernel/linux/patches/linux-6.6/prebuilts/usr/include/linux/
H A Dv4l2-dv-timings.h26 #define V4L2_DV_BT_CEA_640X480P59_94 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, 25175000, 16, 96, 48, 10, 2, 33, 0, 0, 0, V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 1) \
36 #define V4L2_DV_BT_CEA_1280X720P24 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(1280, 720, 0, V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, 59400000, 1760, 40, 220, 5, 5, 20, 0, 0, 0, V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 60) \
58 #define V4L2_DV_BT_CEA_1920X1080P60 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(1920, 1080, 0, V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, 148500000, 88, 44, 148, 4, 5, 36, 0, 0, 0, V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 16) \
80 #define V4L2_DV_BT_DMT_640X350P85 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(640, 350, 0, V4L2_DV_HSYNC_POS_POL, 31500000, 32, 64, 96, 32, 3, 60, 0, 0, 0, V4L2_DV_BT_STD_DMT, 0) \
82 #define V4L2_DV_BT_DMT_640X400P85 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(640, 400, 0, V4L2_DV_VSYNC_POS_POL, 31500000, 32, 64, 96, 1, 3, 41, 0, 0, 0, V4L2_DV_BT_STD_DMT, 0) \
84 #define V4L2_DV_BT_DMT_720X400P85 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(720, 400, 0, V4L2_DV_VSYNC_POS_POL, 35500000, 36, 72, 108, 1, 3, 42, 0, 0, 0, V4L2_DV_BT_STD_DMT, 0) \
87 #define V4L2_DV_BT_DMT_640X480P72 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, 31500000, 24, 40, 128, 9, 3, 28, 0, 0, 0, V4L2_DV_BT_STD_DMT, 0) \
89 #define V4L2_DV_BT_DMT_640X480P75 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, 31500000, 16, 64, 120, 1, 3, 16, 0, 0, 0, V4L2_DV_BT_STD_DMT, 0) \
91 #define V4L2_DV_BT_DMT_640X480P85 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, 36000000, 56, 56, 80, 1, 3, 25, 0, 0, 0, V4L2_DV_BT_STD_DMT, 0) \
93 #define V4L2_DV_BT_DMT_800X600P56 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(800, 600, 0, V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, 36000000, 24, 72, 128, 1, 2, 22, 0, 0, 0, V4L2_DV_BT_STD_DMT,
[all...]
H A Dvideodev2.h759 #define V4L2_DV_BT_STD_DMT (1 << 1) macro
/kernel/linux/patches/linux-4.19/prebuilts/usr/include/linux/
H A Dv4l2-dv-timings.h19 V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \
61 V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \
156 V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \
254 V4L2_DV_BT_STD_DMT, 0) \
260 V4L2_DV_BT_STD_DMT, 0) \
266 V4L2_DV_BT_STD_DMT, 0) \
273 V4L2_DV_BT_STD_DMT, 0) \
279 V4L2_DV_BT_STD_DMT, 0) \
285 V4L2_DV_BT_STD_DMT, 0) \
292 V4L2_DV_BT_STD_DMT,
[all...]
H A Dvideodev2.h806 #define V4L2_DV_BT_STD_DMT (1 << 1) macro
/kernel/linux/patches/linux-5.10/prebuilts/usr/include/linux/
H A Dv4l2-dv-timings.h26 #define V4L2_DV_BT_CEA_640X480P59_94 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, 25175000, 16, 96, 48, 10, 2, 33, 0, 0, 0, V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 1) \
36 #define V4L2_DV_BT_CEA_1280X720P24 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(1280, 720, 0, V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, 59400000, 1760, 40, 220, 5, 5, 20, 0, 0, 0, V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 60) \
58 #define V4L2_DV_BT_CEA_1920X1080P60 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(1920, 1080, 0, V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, 148500000, 88, 44, 148, 4, 5, 36, 0, 0, 0, V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 16) \
80 #define V4L2_DV_BT_DMT_640X350P85 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(640, 350, 0, V4L2_DV_HSYNC_POS_POL, 31500000, 32, 64, 96, 32, 3, 60, 0, 0, 0, V4L2_DV_BT_STD_DMT, 0) \
82 #define V4L2_DV_BT_DMT_640X400P85 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(640, 400, 0, V4L2_DV_VSYNC_POS_POL, 31500000, 32, 64, 96, 1, 3, 41, 0, 0, 0, V4L2_DV_BT_STD_DMT, 0) \
84 #define V4L2_DV_BT_DMT_720X400P85 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(720, 400, 0, V4L2_DV_VSYNC_POS_POL, 35500000, 36, 72, 108, 1, 3, 42, 0, 0, 0, V4L2_DV_BT_STD_DMT, 0) \
87 #define V4L2_DV_BT_DMT_640X480P72 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, 31500000, 24, 40, 128, 9, 3, 28, 0, 0, 0, V4L2_DV_BT_STD_DMT, 0) \
89 #define V4L2_DV_BT_DMT_640X480P75 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, 31500000, 16, 64, 120, 1, 3, 16, 0, 0, 0, V4L2_DV_BT_STD_DMT, 0) \
91 #define V4L2_DV_BT_DMT_640X480P85 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, 36000000, 56, 56, 80, 1, 3, 25, 0, 0, 0, V4L2_DV_BT_STD_DMT, 0) \
93 #define V4L2_DV_BT_DMT_800X600P56 {.type = V4L2_DV_BT_656_1120, V4L2_INIT_BT_TIMINGS(800, 600, 0, V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, 36000000, 24, 72, 128, 1, 2, 22, 0, 0, 0, V4L2_DV_BT_STD_DMT,
[all...]
/kernel/linux/linux-5.10/drivers/media/i2c/adv748x/
H A Dadv748x-hdmi.c43 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT,
/kernel/linux/linux-6.6/drivers/media/i2c/adv748x/
H A Dadv748x-hdmi.c43 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT,
/kernel/linux/linux-5.10/drivers/media/v4l2-core/
H A Dv4l2-dv-timings.c363 (bt->standards & V4L2_DV_BT_STD_DMT) ? " DMT" : "", in v4l2_print_dv_timings()
/kernel/linux/linux-5.10/drivers/media/test-drivers/vivid/
H A Dvivid-vid-common.c25 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
/kernel/linux/linux-6.6/drivers/media/test-drivers/vivid/
H A Dvivid-vid-common.c25 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
/kernel/linux/linux-6.6/drivers/media/v4l2-core/
H A Dv4l2-dv-timings.c363 (bt->standards & V4L2_DV_BT_STD_DMT) ? " DMT" : "", in v4l2_print_dv_timings()
/kernel/linux/linux-5.10/drivers/media/i2c/
H A Dadv7842.c667 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
678 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
1556 bt->standards = V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT | in adv7842_query_dv_timings()
H A Dad9389b.c582 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
H A Dadv7604.c776 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
787 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
H A Dadv7511-v4l2.c140 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
H A Dtc358743.c63 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
/kernel/linux/linux-6.6/drivers/media/i2c/
H A Dadv7842.c645 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
656 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
1544 bt->standards = V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT | in adv7842_query_dv_timings()
H A Dadv7604.c790 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
801 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
H A Dtc358743.c63 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
H A Dadv7511-v4l2.c139 V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |
/kernel/linux/linux-5.10/drivers/media/platform/
H A Daspeed-video.c396 .standards = V4L2_DV_BT_STD_CEA861 | V4L2_DV_BT_STD_DMT |

Completed in 65 milliseconds

12