Home
last modified time | relevance | path

Searched refs:UDCCSR0_OPC (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/drivers/usb/gadget/udc/
H A Dpxa27x_udc.c189 (tmp & UDCCSR0_OPC) ? " opc" : ""); in eps_dbg_show()
469 return (udc_ep_readl(ep, UDCCSR) & UDCCSR0_OPC); in epout_has_pkt()
978 ep_write_UDCCSR(ep, UDCCSR0_OPC); in read_ep0_fifo()
1837 ep_write_UDCCSR(ep, UDCCSR0_OPC); in handle_ep0_ctrl_req()
1865 ep_write_UDCCSR(ep, UDCCSR0_SA | UDCCSR0_OPC); in handle_ep0_ctrl_req()
1911 * - on every OUT packet received, UDCCSR0_OPC is raised and held until
1913 * - clearing UDCCSR0_OPC always flushes ep0. If in setup stage, never do it
1918 * UDCCSR0_OPC is not yet raised (delta can be as big as 100ms
1921 * UDCCSR0_OPC would flush the setup data, we almost never clear UDCCSR0_OPC
[all...]
H A Dpxa27x_udc.h129 #define UDCCSR0_OPC (1 << 0) /* OUT Packet Complete */ macro
196 #define UDCCSR0_CTRL_REQ_MASK (UDCCSR0_OPC | UDCCSR0_SA | UDCCSR0_RNE)
/kernel/linux/linux-6.6/drivers/usb/gadget/udc/
H A Dpxa27x_udc.c189 (tmp & UDCCSR0_OPC) ? " opc" : ""); in eps_dbg_show()
467 return (udc_ep_readl(ep, UDCCSR) & UDCCSR0_OPC); in epout_has_pkt()
976 ep_write_UDCCSR(ep, UDCCSR0_OPC); in read_ep0_fifo()
1837 ep_write_UDCCSR(ep, UDCCSR0_OPC); in handle_ep0_ctrl_req()
1865 ep_write_UDCCSR(ep, UDCCSR0_SA | UDCCSR0_OPC); in handle_ep0_ctrl_req()
1911 * - on every OUT packet received, UDCCSR0_OPC is raised and held until
1913 * - clearing UDCCSR0_OPC always flushes ep0. If in setup stage, never do it
1918 * UDCCSR0_OPC is not yet raised (delta can be as big as 100ms
1921 * UDCCSR0_OPC would flush the setup data, we almost never clear UDCCSR0_OPC
[all...]
H A Dpxa27x_udc.h129 #define UDCCSR0_OPC (1 << 0) /* OUT Packet Complete */ macro
196 #define UDCCSR0_CTRL_REQ_MASK (UDCCSR0_OPC | UDCCSR0_SA | UDCCSR0_RNE)
/kernel/linux/linux-5.10/arch/arm/mach-pxa/
H A Dpxa27x-udc.h112 #define UDCCSR0_OPC (1 << 0) /* OUT Packet Complete */ macro
/kernel/linux/linux-6.6/arch/arm/mach-pxa/
H A Dpxa27x-udc.h114 #define UDCCSR0_OPC (1 << 0) /* OUT Packet Complete */ macro

Completed in 14 milliseconds