| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
| H A D | navi12_reg_init.c | 48 adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i])); in navi12_reg_base_init()
|
| H A D | navi14_reg_init.c | 48 adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i])); in navi14_reg_base_init()
|
| H A D | navi10_reg_init.c | 48 adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i])); in navi10_reg_base_init()
|
| H A D | sienna_cichlid_reg_init.c | 51 adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i])); in sienna_cichlid_reg_base_init()
|
| H A D | arct_reg_init.c | 53 adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i])); in arct_reg_base_init()
|
| H A D | vega20_reg_init.c | 50 adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i])); in vega20_reg_base_init()
|
| H A D | vega10_reg_init.c | 52 adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i])); in vega10_reg_base_init()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/ |
| H A D | aldebaran_reg_init.c | 49 adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i])); in aldebaran_reg_base_init()
|
| H A D | dimgrey_cavefish_reg_init.c | 51 adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i])); in dimgrey_cavefish_reg_base_init()
|
| H A D | arct_reg_init.c | 53 adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i])); in arct_reg_base_init()
|
| H A D | vega20_reg_init.c | 50 adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i])); in vega20_reg_base_init()
|
| H A D | vega10_reg_init.c | 52 adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i])); in vega10_reg_base_init()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/ |
| H A D | cyan_skillfish_ip_offset.h | 117 static const struct IP_BASE THM_BASE ={ { { { 0x00016600, 0, 0, 0, 0 } }, variable
|
| H A D | navi12_ip_offset.h | 165 static const struct IP_BASE THM_BASE ={ { { { 0x00016600, 0x02400C00, 0, 0, 0 } }, variable
|
| H A D | navi14_ip_offset.h | 165 static const struct IP_BASE THM_BASE ={ { { { 0x00016600, 0x02400C00, 0, 0, 0 } }, variable
|
| H A D | vega20_ip_offset.h | 129 static const struct IP_BASE THM_BASE ={ { { { 0x00016600, 0, 0, 0, 0, 0 } }, variable
|
| H A D | navi10_ip_offset.h | 121 static const struct IP_BASE THM_BASE ={ { { { 0x00016600, 0, 0, 0, 0, 0 } }, variable
|
| H A D | dimgrey_cavefish_ip_offset.h | 144 static const struct IP_BASE THM_BASE = { { { { 0x00016600, 0x02400C00, 0, 0, 0, 0 } }, variable
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/ |
| H A D | navi12_ip_offset.h | 165 static const struct IP_BASE THM_BASE ={ { { { 0x00016600, 0x02400C00, 0, 0, 0 } }, variable
|
| H A D | navi14_ip_offset.h | 165 static const struct IP_BASE THM_BASE ={ { { { 0x00016600, 0x02400C00, 0, 0, 0 } }, variable
|
| H A D | navi10_ip_offset.h | 121 static const struct IP_BASE THM_BASE ={ { { { 0x00016600, 0, 0, 0, 0, 0 } }, variable
|
| H A D | vega20_ip_offset.h | 129 static const struct IP_BASE THM_BASE ={ { { { 0x00016600, 0, 0, 0, 0, 0 } }, variable
|
| H A D | renoir_ip_offset.h | 205 static const struct IP_BASE THM_BASE ={ { { { 0x00016600, 0x02400C00, 0, 0, 0 } }, variable
|
| H A D | sienna_cichlid_ip_offset.h | 172 static const struct IP_BASE THM_BASE = { { { { 0x00016600, 0x02400C00, 0, 0, 0 } }, variable
|
| H A D | vega10_ip_offset.h | 188 static const struct IP_BASE THM_BASE = { { { { 0x00016600, 0, 0, 0, 0 } }, variable
|