TEGRA186_CLK_PLLREFE_OUT1 (reference) in projects: kernel - OpenGrok search results

Repository(s)

Full Search		Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition		Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol		Only finds symbol(e.g. methods classes,function,variables).
File Path		Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History		History log comments.
Type		Type of analyzer used to filter file types include with selected(e.g. just C sources).

Help

Searched refs:TEGRA186_CLK_PLLREFE_OUT1 (Results 1 - 4 of 4) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A D	tegra186-clock.h	`184 * @def TEGRA186_CLK_PLLREFE_OUT1 745 #define TEGRA186_CLK_PLLREFE_OUT1 262 macro 797 /** @brief fixed /5 divider. Output frequency of this clock is TEGRA186_CLK_PLLREFE_OUT1/5. Used as input for TEGRA186_CLK_EQOS_AXI / 842 the post-divider. See TEGRA186_CLK_PLLREFE_OUT1 for more`
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A D	tegra186-clock.h	`184 * @def TEGRA186_CLK_PLLREFE_OUT1 745 #define TEGRA186_CLK_PLLREFE_OUT1 262 macro 797 /** @brief fixed /5 divider. Output frequency of this clock is TEGRA186_CLK_PLLREFE_OUT1/5. Used as input for TEGRA186_CLK_EQOS_AXI / 842 the post-divider. See TEGRA186_CLK_PLLREFE_OUT1 for more`
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A D	tegra186-clock.h	`184 * @def TEGRA186_CLK_PLLREFE_OUT1 745 #define TEGRA186_CLK_PLLREFE_OUT1 262 macro 797 /** @brief fixed /5 divider. Output frequency of this clock is TEGRA186_CLK_PLLREFE_OUT1/5. Used as input for TEGRA186_CLK_EQOS_AXI / 842 the post-divider. See TEGRA186_CLK_PLLREFE_OUT1 for more`
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A D	tegra186-clock.h	`184 * @def TEGRA186_CLK_PLLREFE_OUT1 745 #define TEGRA186_CLK_PLLREFE_OUT1 262 macro 797 /** @brief fixed /5 divider. Output frequency of this clock is TEGRA186_CLK_PLLREFE_OUT1/5. Used as input for TEGRA186_CLK_EQOS_AXI / 842 the post-divider. See TEGRA186_CLK_PLLREFE_OUT1 for more`

Completed in 9 milliseconds