Home
last modified time | relevance | path

Searched refs:T5_ULP_MEMIO_ORDER_V (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/drivers/net/ethernet/chelsio/inline_crypto/chtls/
H A Dchtls_hw.c409 T5_ULP_MEMIO_ORDER_V(1) | in chtls_setkey()
/kernel/linux/linux-6.6/drivers/net/ethernet/chelsio/inline_crypto/chtls/
H A Dchtls_hw.c409 T5_ULP_MEMIO_ORDER_V(1) | in chtls_setkey()
/kernel/linux/linux-6.6/drivers/infiniband/hw/cxgb4/
H A Dmem.c91 T5_ULP_MEMIO_ORDER_V(1) | in _c4iw_write_mem_dma_aligned()
/kernel/linux/linux-5.10/drivers/net/ethernet/chelsio/cxgb4/
H A Dt4_msg.h1767 #define T5_ULP_MEMIO_ORDER_V(x) ((x) << T5_ULP_MEMIO_ORDER_S) macro
1768 #define T5_ULP_MEMIO_ORDER_F T5_ULP_MEMIO_ORDER_V(1U)
/kernel/linux/linux-6.6/drivers/net/ethernet/chelsio/cxgb4/
H A Dt4_msg.h1767 #define T5_ULP_MEMIO_ORDER_V(x) ((x) << T5_ULP_MEMIO_ORDER_S) macro
1768 #define T5_ULP_MEMIO_ORDER_F T5_ULP_MEMIO_ORDER_V(1U)
/kernel/linux/linux-5.10/drivers/infiniband/hw/cxgb4/
H A Dmem.c91 T5_ULP_MEMIO_ORDER_V(1) | in _c4iw_write_mem_dma_aligned()

Completed in 21 milliseconds