Home
last modified time | relevance | path

Searched refs:SR10 (Results 1 - 8 of 8) sorted by relevance

/kernel/linux/linux-5.10/drivers/video/fbdev/via/
H A Dviamode.c11 struct io_reg CN400_ModeXregs[] = { {VIASR, SR10, 0xFF, 0x01},
44 struct io_reg CN700_ModeXregs[] = { {VIASR, SR10, 0xFF, 0x01},
94 {VIASR, SR10, 0xFF, 0x01}, /* Unlock Register */
131 struct io_reg CX700_ModeXregs[] = { {VIASR, SR10, 0xFF, 0x01},
167 {VIASR, SR10, 0xFF, 0x01},
H A Dshare.h51 #define SR10 0x10 macro
/kernel/linux/linux-6.6/drivers/video/fbdev/via/
H A Dviamode.c11 struct io_reg CN400_ModeXregs[] = { {VIASR, SR10, 0xFF, 0x01},
44 struct io_reg CN700_ModeXregs[] = { {VIASR, SR10, 0xFF, 0x01},
94 {VIASR, SR10, 0xFF, 0x01}, /* Unlock Register */
131 struct io_reg CX700_ModeXregs[] = { {VIASR, SR10, 0xFF, 0x01},
167 {VIASR, SR10, 0xFF, 0x01},
H A Dshare.h51 #define SR10 0x10 macro
/kernel/linux/linux-5.10/drivers/video/fbdev/savage/
H A Dsavagefb_driver.c643 reg->SR10 = vga_in8(0x3c5, par); in savage_get_default_par()
796 vga_out8(0x3c5, reg->SR10, par); in savage_set_default_par()
1084 reg->SR10 = 255; in savagefb_decode_var()
1088 &reg->SR11, &reg->SR10); in savagefb_decode_var()
1089 /* reg->SR10 = 80; // MCLK == 286000 */ in savagefb_decode_var()
1403 /* Restore extended sequencer regs for MCLK. SR10 == 255 indicates in savagefb_set_par_int()
1404 * that we should leave the default SR10 and SR11 values there. in savagefb_set_par_int()
1406 if (reg->SR10 != 255) { in savagefb_set_par_int()
1408 vga_out8(0x3c5, reg->SR10, par); in savagefb_set_par_int()
H A Dsavagefb.h162 unsigned char SR10, SR11, SR12, SR13, SR15, SR18, SR29, SR30; member
/kernel/linux/linux-6.6/drivers/video/fbdev/savage/
H A Dsavagefb_driver.c644 reg->SR10 = vga_in8(0x3c5, par); in savage_get_default_par()
797 vga_out8(0x3c5, reg->SR10, par); in savage_set_default_par()
1088 reg->SR10 = 255; in savagefb_decode_var()
1092 &reg->SR11, &reg->SR10); in savagefb_decode_var()
1093 /* reg->SR10 = 80; // MCLK == 286000 */ in savagefb_decode_var()
1407 /* Restore extended sequencer regs for MCLK. SR10 == 255 indicates in savagefb_set_par_int()
1408 * that we should leave the default SR10 and SR11 values there. in savagefb_set_par_int()
1410 if (reg->SR10 != 255) { in savagefb_set_par_int()
1412 vga_out8(0x3c5, reg->SR10, par); in savagefb_set_par_int()
H A Dsavagefb.h162 unsigned char SR10, SR11, SR12, SR13, SR15, SR18, SR29, SR30; member

Completed in 11 milliseconds