Home
last modified time | relevance | path

Searched refs:SL_CONTROL (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/drivers/scsi/hisi_sas/
H A Dhisi_sas_v1_hw.c132 #define SL_CONTROL (PORT_BASE + 0x94) macro
825 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in sl_notify_ssp_v1_hw()
827 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control); in sl_notify_ssp_v1_hw()
829 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in sl_notify_ssp_v1_hw()
831 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control); in sl_notify_ssp_v1_hw()
H A Dhisi_sas_v3_hw.c222 #define SL_CONTROL (PORT_BASE + 0x94) macro
1035 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in sl_notify_ssp_v3_hw()
1037 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control); in sl_notify_ssp_v3_hw()
1039 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in sl_notify_ssp_v3_hw()
1041 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control); in sl_notify_ssp_v3_hw()
1588 sl_ctrl = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in phy_down_v3_hw()
1589 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, in phy_down_v3_hw()
2799 HISI_SAS_DEBUGFS_REG(SL_CONTROL),
H A Dhisi_sas_v2_hw.c188 #define SL_CONTROL (PORT_BASE + 0x94) macro
1248 hisi_sas_phy_write32(hisi_hba, i, SL_CONTROL, 0x0); in init_reg_v2_hw()
1597 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in sl_notify_ssp_v2_hw()
1599 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control); in sl_notify_ssp_v2_hw()
1601 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in sl_notify_ssp_v2_hw()
1603 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control); in sl_notify_ssp_v2_hw()
2746 sl_ctrl = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in phy_down_v2_hw()
2747 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, in phy_down_v2_hw()
/kernel/linux/linux-6.6/drivers/scsi/hisi_sas/
H A Dhisi_sas_v1_hw.c132 #define SL_CONTROL (PORT_BASE + 0x94) macro
825 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in sl_notify_ssp_v1_hw()
827 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control); in sl_notify_ssp_v1_hw()
829 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in sl_notify_ssp_v1_hw()
831 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control); in sl_notify_ssp_v1_hw()
H A Dhisi_sas_v2_hw.c188 #define SL_CONTROL (PORT_BASE + 0x94) macro
1248 hisi_sas_phy_write32(hisi_hba, i, SL_CONTROL, 0x0); in init_reg_v2_hw()
1597 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in sl_notify_ssp_v2_hw()
1599 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control); in sl_notify_ssp_v2_hw()
1601 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in sl_notify_ssp_v2_hw()
1603 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control); in sl_notify_ssp_v2_hw()
2743 sl_ctrl = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in phy_down_v2_hw()
2744 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, in phy_down_v2_hw()
H A Dhisi_sas_v3_hw.c224 #define SL_CONTROL (PORT_BASE + 0x94) macro
1090 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in sl_notify_ssp_v3_hw()
1092 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control); in sl_notify_ssp_v3_hw()
1094 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in sl_notify_ssp_v3_hw()
1096 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control); in sl_notify_ssp_v3_hw()
1653 sl_ctrl = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL); in phy_down_v3_hw()
1654 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, in phy_down_v3_hw()
2953 HISI_SAS_DEBUGFS_REG(SL_CONTROL),

Completed in 33 milliseconds