SH_RD (reference) in projects: kernel - OpenGrok search results

Repository(s)

Full Search		Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition		Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol		Only finds symbol(e.g. methods classes,function,variables).
File Path		Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History		History log comments.
Type		Type of analyzer used to filter file types include with selected(e.g. just C sources).

Help

Searched refs:SH_RD (Results 1 - 3 of 3) sorted by relevance

/kernel/linux/linux-5.10/arch/riscv/kernel/
H A D	traps_misaligned.c	97 #define SH_RD 7 macro 118 #define RVC_RS1S(insn) (8 + RV_X(insn, SH_RD, 3)) 142 #define SET_RD(insn, regs, val) (*REG_PTR(insn, SH_RD, regs) = (val)) 275 insn = RVC_RS2S(insn) << SH_RD; in handle_misaligned_load() 277 ((insn >> SH_RD) & 0x1f)) { in handle_misaligned_load() 284 insn = RVC_RS2S(insn) << SH_RD; in handle_misaligned_load() 286 ((insn >> SH_RD) & 0x1f)) { in handle_misaligned_load() 292 insn = RVC_RS2S(insn) << SH_RD; in handle_misaligned_load() 300 insn = RVC_RS2S(insn) << SH_RD; in handle_misaligned_load()
/kernel/linux/linux-6.6/arch/riscv/kernel/
H A D	traps_misaligned.c	98 #define SH_RD 7 macro 119 #define RVC_RS1S(insn) (8 + RV_X(insn, SH_RD, 3)) 143 #define SET_RD(insn, regs, val) (*REG_PTR(insn, SH_RD, regs) = (val)) 273 insn = RVC_RS2S(insn) << SH_RD; in handle_misaligned_load() 275 ((insn >> SH_RD) & 0x1f)) { in handle_misaligned_load() 282 insn = RVC_RS2S(insn) << SH_RD; in handle_misaligned_load() 284 ((insn >> SH_RD) & 0x1f)) { in handle_misaligned_load() 290 insn = RVC_RS2S(insn) << SH_RD; in handle_misaligned_load() 298 insn = RVC_RS2S(insn) << SH_RD; in handle_misaligned_load()
/kernel/linux/linux-6.6/arch/riscv/kvm/
H A D	vcpu_insn.c	83 #define SH_RD 7 macro 105 #define RVC_RS1S(insn) (8 + RV_X(insn, SH_RD, 3)) 129 #define SET_RD(insn, regs, val) (*REG_PTR(insn, SH_RD, regs) = (val)) 240 if ((insn >> SH_RD) & MASK_RX) in kvm_riscv_vcpu_csr_return() 513 insn = RVC_RS2S(insn) << SH_RD; in kvm_riscv_vcpu_mmio_load() 515 ((insn >> SH_RD) & 0x1f)) { in kvm_riscv_vcpu_mmio_load() 522 insn = RVC_RS2S(insn) << SH_RD; in kvm_riscv_vcpu_mmio_load() 524 ((insn >> SH_RD) & 0x1f)) { in kvm_riscv_vcpu_mmio_load() 631 ((insn >> SH_RD) & 0x1f)) { in kvm_riscv_vcpu_mmio_store() 639 ((insn >> SH_RD) in kvm_riscv_vcpu_mmio_store() [all...]

Completed in 3 milliseconds