Searched refs:SEL_VCO (Results 1 - 6 of 6) sorted by relevance
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/clk/ |
H A D | gk20a.h | 76 #define SEL_VCO (SYS_GPCPLL_CFG_BASE + 0x100) macro
|
H A D | gk20a.c | 277 nvkm_mask(device, SEL_VCO, BIT(SEL_VCO_GPC2CLK_OUT_SHIFT), in gk20a_pllg_enable() 289 nvkm_mask(device, SEL_VCO, BIT(SEL_VCO_GPC2CLK_OUT_SHIFT), 0); in gk20a_pllg_disable()
|
H A D | gm20b.c | 338 nvkm_mask(device, SEL_VCO, BIT(SEL_VCO_GPC2CLK_OUT_SHIFT), in gm20b_pllg_enable() 350 nvkm_mask(device, SEL_VCO, BIT(SEL_VCO_GPC2CLK_OUT_SHIFT), 0); in gm20b_pllg_disable()
|
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/subdev/clk/ |
H A D | gk20a.h | 76 #define SEL_VCO (SYS_GPCPLL_CFG_BASE + 0x100) macro
|
H A D | gk20a.c | 277 nvkm_mask(device, SEL_VCO, BIT(SEL_VCO_GPC2CLK_OUT_SHIFT), in gk20a_pllg_enable() 289 nvkm_mask(device, SEL_VCO, BIT(SEL_VCO_GPC2CLK_OUT_SHIFT), 0); in gk20a_pllg_disable()
|
H A D | gm20b.c | 338 nvkm_mask(device, SEL_VCO, BIT(SEL_VCO_GPC2CLK_OUT_SHIFT), in gm20b_pllg_enable() 350 nvkm_mask(device, SEL_VCO, BIT(SEL_VCO_GPC2CLK_OUT_SHIFT), 0); in gm20b_pllg_disable()
|
Completed in 7 milliseconds