Home
last modified time | relevance | path

Searched refs:R_0000F0_RBBM_SOFT_RESET (Results 1 - 14 of 14) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
H A Drs600.c482 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_VAP(1) | in rs600_asic_reset()
484 RREG32(R_0000F0_RBBM_SOFT_RESET); in rs600_asic_reset()
486 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in rs600_asic_reset()
491 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1)); in rs600_asic_reset()
492 RREG32(R_0000F0_RBBM_SOFT_RESET); in rs600_asic_reset()
494 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in rs600_asic_reset()
499 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_MC(1)); in rs600_asic_reset()
500 RREG32(R_0000F0_RBBM_SOFT_RESET); in rs600_asic_reset()
502 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in rs600_asic_reset()
H A Dr300.c440 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_VAP(1) | in r300_asic_reset()
442 RREG32(R_0000F0_RBBM_SOFT_RESET); in r300_asic_reset()
444 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in r300_asic_reset()
453 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1)); in r300_asic_reset()
454 RREG32(R_0000F0_RBBM_SOFT_RESET); in r300_asic_reset()
456 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in r300_asic_reset()
H A Dr300d.h204 #define R_0000F0_RBBM_SOFT_RESET 0x0000F0 macro
H A Dr100.c2580 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_SE(1) | in r100_asic_reset()
2584 RREG32(R_0000F0_RBBM_SOFT_RESET); in r100_asic_reset()
2586 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in r100_asic_reset()
2591 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1)); in r100_asic_reset()
2592 RREG32(R_0000F0_RBBM_SOFT_RESET); in r100_asic_reset()
2594 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in r100_asic_reset()
H A Drv515d.h209 #define R_0000F0_RBBM_SOFT_RESET 0x0000F0 macro
H A Drs600d.h181 #define R_0000F0_RBBM_SOFT_RESET 0x0000F0 macro
H A Dr100d.h68 #define R_0000F0_RBBM_SOFT_RESET 0x0000F0 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/radeon/
H A Drs600.c489 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_VAP(1) | in rs600_asic_reset()
491 RREG32(R_0000F0_RBBM_SOFT_RESET); in rs600_asic_reset()
493 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in rs600_asic_reset()
498 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1)); in rs600_asic_reset()
499 RREG32(R_0000F0_RBBM_SOFT_RESET); in rs600_asic_reset()
501 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in rs600_asic_reset()
506 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_MC(1)); in rs600_asic_reset()
507 RREG32(R_0000F0_RBBM_SOFT_RESET); in rs600_asic_reset()
509 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in rs600_asic_reset()
H A Dr300.c437 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_VAP(1) | in r300_asic_reset()
439 RREG32(R_0000F0_RBBM_SOFT_RESET); in r300_asic_reset()
441 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in r300_asic_reset()
450 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1)); in r300_asic_reset()
451 RREG32(R_0000F0_RBBM_SOFT_RESET); in r300_asic_reset()
453 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in r300_asic_reset()
H A Dr300d.h204 #define R_0000F0_RBBM_SOFT_RESET 0x0000F0 macro
H A Dr100.c2588 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_SE(1) | in r100_asic_reset()
2592 RREG32(R_0000F0_RBBM_SOFT_RESET); in r100_asic_reset()
2594 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in r100_asic_reset()
2599 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1)); in r100_asic_reset()
2600 RREG32(R_0000F0_RBBM_SOFT_RESET); in r100_asic_reset()
2602 WREG32(R_0000F0_RBBM_SOFT_RESET, 0); in r100_asic_reset()
H A Drv515d.h209 #define R_0000F0_RBBM_SOFT_RESET 0x0000F0 macro
H A Drs600d.h181 #define R_0000F0_RBBM_SOFT_RESET 0x0000F0 macro
H A Dr100d.h68 #define R_0000F0_RBBM_SOFT_RESET 0x0000F0 macro

Completed in 36 milliseconds