Home
Sort by
last modified time
|
relevance
|
path
Repository(s)
applications
arkcompiler
base
build
commonlibrary
developtools
device
docs
domains
drivers
foundation
ide
interface
kernel
napi_generator
productdefine
test
third_party
vendor
select all
invert selection
clear
Full Search
Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition
Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol
Only finds symbol(e.g. methods classes,function,variables).
File Path
Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History
History log comments.
Type
Any
Bzip(2)
C
Clojure
C#
C++
ELF
Erlang
Image file
Fortran
Golang
GZIP
Haskell
Jar
Java
Java class
JavaScript
Lisp
Lua
Pascal
Perl
PHP
Plain Text
PL/SQL
Python
Rust
Scala
Shell script
SQL
Tar
Tcl
Troff
UUEncoded
Visual Basic
XML
Zip
Type of analyzer used to filter file types include with selected(e.g. just C sources).
Help
Searched
refs:RK3288_CLKGEN_DIV
(Results
1 - 2
of
2
) sorted by relevance
/kernel/linux/linux-6.6/drivers/mmc/host/
H
A
D
dw_mmc-rockchip.c
18
#define
RK3288_CLKGEN_DIV
2
macro
42
* bus_hz = cclkin /
RK3288_CLKGEN_DIV
in dw_mci_rk3288_set_ios()
50
cclkin = 2 * ios->clock *
RK3288_CLKGEN_DIV
;
in dw_mci_rk3288_set_ios()
52
cclkin = ios->clock *
RK3288_CLKGEN_DIV
;
in dw_mci_rk3288_set_ios()
58
bus_hz = clk_get_rate(host->ciu_clk) /
RK3288_CLKGEN_DIV
;
in dw_mci_rk3288_set_ios()
86
* card's input clock (times
RK3288_CLKGEN_DIV
, but that gets divided
in dw_mci_rk3288_set_ios()
301
host->bus_hz /=
RK3288_CLKGEN_DIV
;
in dw_mci_rockchip_init()
309
ret = clk_round_rate(host->ciu_clk, freqs[i] *
RK3288_CLKGEN_DIV
);
in dw_mci_rockchip_init()
311
host->minimum_speed = ret /
RK3288_CLKGEN_DIV
;
in dw_mci_rockchip_init()
/kernel/linux/linux-5.10/drivers/mmc/host/
H
A
D
dw_mmc-rockchip.c
18
#define
RK3288_CLKGEN_DIV
2
macro
40
* bus_hz = cclkin /
RK3288_CLKGEN_DIV
in dw_mci_rk3288_set_ios()
48
cclkin = 2 * ios->clock *
RK3288_CLKGEN_DIV
;
in dw_mci_rk3288_set_ios()
50
cclkin = ios->clock *
RK3288_CLKGEN_DIV
;
in dw_mci_rk3288_set_ios()
56
bus_hz = clk_get_rate(host->ciu_clk) /
RK3288_CLKGEN_DIV
;
in dw_mci_rk3288_set_ios()
84
* card's input clock (times
RK3288_CLKGEN_DIV
, but that gets divided
in dw_mci_rk3288_set_ios()
298
host->bus_hz /=
RK3288_CLKGEN_DIV
;
in dw_mci_rockchip_init()
Completed in 3 milliseconds