Home
last modified time | relevance | path

Searched refs:RISCV_RELEASE_BARRIER (Results 1 - 7 of 7) sorted by relevance

/kernel/linux/linux-5.10/arch/riscv/include/asm/
H A Dfence.h6 #define RISCV_RELEASE_BARRIER "\tfence rw, w\n" macro
9 #define RISCV_RELEASE_BARRIER macro
H A Dcmpxchg.h90 RISCV_RELEASE_BARRIER \
98 RISCV_RELEASE_BARRIER \
266 RISCV_RELEASE_BARRIER \
278 RISCV_RELEASE_BARRIER \
H A Dspinlock.h123 RISCV_RELEASE_BARRIER in arch_read_unlock()
H A Datomic.h26 __asm__ __volatile__(RISCV_RELEASE_BARRIER "" ::: "memory");
/kernel/linux/linux-6.6/arch/riscv/include/asm/
H A Dfence.h6 #define RISCV_RELEASE_BARRIER "\tfence rw, w\n" macro
9 #define RISCV_RELEASE_BARRIER macro
H A Dcmpxchg.h90 RISCV_RELEASE_BARRIER \
98 RISCV_RELEASE_BARRIER \
266 RISCV_RELEASE_BARRIER \
278 RISCV_RELEASE_BARRIER \
H A Datomic.h26 __asm__ __volatile__(RISCV_RELEASE_BARRIER "" ::: "memory");

Completed in 3 milliseconds