Home
last modified time | relevance | path

Searched refs:REG_UPDATE_SEQ_2 (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_aux.c192 REG_UPDATE_SEQ_2(AUXN_IMPCAL, in submit_channel_request()
196 REG_UPDATE_SEQ_2(AUXP_IMPCAL, in submit_channel_request()
201 REG_UPDATE_SEQ_2(AUXN_IMPCAL, in submit_channel_request()
207 REG_UPDATE_SEQ_2(AUXP_IMPCAL, in submit_channel_request()
495 REG_UPDATE_SEQ_2(AUX_DPHY_RX_CONTROL1, AUX_RX_TIMEOUT_LEN, length, AUX_RX_TIMEOUT_LEN_MUL, multiplier); in dce_aux_configure_timeout()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_aux.c199 REG_UPDATE_SEQ_2(AUXN_IMPCAL, in submit_channel_request()
203 REG_UPDATE_SEQ_2(AUXP_IMPCAL, in submit_channel_request()
208 REG_UPDATE_SEQ_2(AUXN_IMPCAL, in submit_channel_request()
214 REG_UPDATE_SEQ_2(AUXP_IMPCAL, in submit_channel_request()
497 REG_UPDATE_SEQ_2(AUX_DPHY_RX_CONTROL1, AUX_RX_TIMEOUT_LEN, length, AUX_RX_TIMEOUT_LEN_MUL, multiplier); in dce_aux_configure_timeout()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_hubbub.c240 REG_UPDATE_SEQ_2(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL, in hubbub1_wm_change_req_wa()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_hubbub.c238 REG_UPDATE_SEQ_2(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL, in hubbub1_wm_change_req_wa()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/inc/
H A Dreg_helper.h382 #define REG_UPDATE_SEQ_2(reg, f1, v1, f2, v2) \ macro
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/inc/
H A Dreg_helper.h382 #define REG_UPDATE_SEQ_2(reg, f1, v1, f2, v2) \ macro

Completed in 6 milliseconds