Home
last modified time | relevance | path

Searched refs:REG_DSI_7nm_PHY_CMN_CLK_CFG0 (Results 1 - 4 of 4) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/msm/dsi/pll/
H A Ddsi_pll_7nm.c99 /* protects REG_DSI_7nm_PHY_CMN_CLK_CFG0 register */
570 cmn_clk_cfg0 = pll_read(phy_base + REG_DSI_7nm_PHY_CMN_CLK_CFG0); in dsi_pll_7nm_save_state()
595 pll_write(phy_base + REG_DSI_7nm_PHY_CMN_CLK_CFG0, in dsi_pll_7nm_restore_state()
739 REG_DSI_7nm_PHY_CMN_CLK_CFG0, in pll_7nm_register()
812 REG_DSI_7nm_PHY_CMN_CLK_CFG0, in pll_7nm_register()
/kernel/linux/linux-6.6/drivers/gpu/drm/msm/dsi/phy/
H A Ddsi_phy_7nm.c83 /* protects REG_DSI_7nm_PHY_CMN_CLK_CFG0 register */
544 cmn_clk_cfg0 = dsi_phy_read(phy_base + REG_DSI_7nm_PHY_CMN_CLK_CFG0); in dsi_7nm_pll_save_state()
569 dsi_phy_write(phy_base + REG_DSI_7nm_PHY_CMN_CLK_CFG0, in dsi_7nm_pll_restore_state()
667 pll_7nm->phy->base + REG_DSI_7nm_PHY_CMN_CLK_CFG0, in pll_7nm_register()
742 pll_7nm->phy->base + REG_DSI_7nm_PHY_CMN_CLK_CFG0, in pll_7nm_register()
/kernel/linux/linux-6.6/drivers/gpu/drm/msm/dsi/
H A Ddsi_phy_7nm.xml.h64 #define REG_DSI_7nm_PHY_CMN_CLK_CFG0 0x00000010 macro
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/dsi/
H A Ddsi.xml.h1897 #define REG_DSI_7nm_PHY_CMN_CLK_CFG0 0x00000010 macro

Completed in 10 milliseconds