Home
last modified time | relevance | path

Searched refs:PPLL_POST3_DIV_MASK (Results 1 - 8 of 8) sorted by relevance

/kernel/linux/linux-5.10/include/video/
H A Daty128.h270 #define PPLL_POST3_DIV_MASK 0x70000 macro
H A Dradeon.h995 #define PPLL_POST3_DIV_MASK 0x00070000 macro
/kernel/linux/linux-6.6/include/video/
H A Daty128.h270 #define PPLL_POST3_DIV_MASK 0x70000 macro
H A Dradeon.h995 #define PPLL_POST3_DIV_MASK 0x00070000 macro
/kernel/linux/linux-5.10/drivers/video/fbdev/aty/
H A Dradeon_base.c1363 (PPLL_POST3_DIV_MASK | PPLL_FB3_DIV_MASK)))) { in radeon_write_pll_regs()
1412 OUTPLLP(PPLL_DIV_3, mode->ppll_div_3, ~PPLL_POST3_DIV_MASK); in radeon_write_pll_regs()
H A Daty128fb.c1342 div3 &= ~PPLL_POST3_DIV_MASK; in aty128_set_pll()
/kernel/linux/linux-6.6/drivers/video/fbdev/aty/
H A Dradeon_base.c1364 (PPLL_POST3_DIV_MASK | PPLL_FB3_DIV_MASK)))) { in radeon_write_pll_regs()
1413 OUTPLLP(PPLL_DIV_3, mode->ppll_div_3, ~PPLL_POST3_DIV_MASK); in radeon_write_pll_regs()
H A Daty128fb.c1342 div3 &= ~PPLL_POST3_DIV_MASK; in aty128_set_pll()

Completed in 29 milliseconds