Home
last modified time | relevance | path

Searched refs:PLL_CTL0_SEL (Results 1 - 2 of 2) sorted by relevance

/kernel/linux/linux-5.10/drivers/net/mdio/
H A Dmdio-mux-meson-g12a.c23 #define PLL_CTL0_SEL BIT(23) macro
270 mux->shift = __ffs(PLL_CTL0_SEL); in g12a_ephy_glue_clk_register()
271 mux->mask = PLL_CTL0_SEL >> mux->shift; in g12a_ephy_glue_clk_register()
/kernel/linux/linux-6.6/drivers/net/mdio/
H A Dmdio-mux-meson-g12a.c23 #define PLL_CTL0_SEL BIT(23) macro
262 mux->shift = __ffs(PLL_CTL0_SEL); in g12a_ephy_glue_clk_register()
263 mux->mask = PLL_CTL0_SEL >> mux->shift; in g12a_ephy_glue_clk_register()

Completed in 2 milliseconds