Searched refs:PIPE_LINK_N1 (Results 1 - 9 of 9) sorted by relevance
| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/gvt/ |
| H A D | display.c | 259 vgpu_vreg_t(vgpu, PIPE_LINK_N1(TRANSCODER_A)) = 0x80000; in emulate_monitor_status_change()
393 vgpu_vreg_t(vgpu, PIPE_LINK_N1(TRANSCODER_A)) = 0x80000; in emulate_monitor_status_change()
|
| H A D | handlers.c | 2207 MMIO_D(PIPE_LINK_N1(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
2216 MMIO_D(PIPE_LINK_N1(TRANSCODER_B), D_ALL); in init_generic_mmio_info()
2225 MMIO_D(PIPE_LINK_N1(TRANSCODER_C), D_ALL); in init_generic_mmio_info()
2234 MMIO_D(PIPE_LINK_N1(TRANSCODER_EDP), D_ALL); in init_generic_mmio_info()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/i915/gvt/ |
| H A D | display.c | 264 vgpu_vreg_t(vgpu, PIPE_LINK_N1(TRANSCODER_A)) = 0x80000; in emulate_monitor_status_change()
398 vgpu_vreg_t(vgpu, PIPE_LINK_N1(TRANSCODER_A)) = 0x80000; in emulate_monitor_status_change()
|
| H A D | handlers.c | 671 link_n = vgpu_vreg_t(vgpu, PIPE_LINK_N1(TRANSCODER_A)); in vgpu_update_refresh_rate()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/i915/ |
| H A D | intel_gvt_mmio_table.c | 266 MMIO_D(PIPE_LINK_N1(TRANSCODER_A)); in iterate_generic_mmio()
274 MMIO_D(PIPE_LINK_N1(TRANSCODER_B)); in iterate_generic_mmio()
282 MMIO_D(PIPE_LINK_N1(TRANSCODER_C)); in iterate_generic_mmio()
290 MMIO_D(PIPE_LINK_N1(TRANSCODER_EDP)); in iterate_generic_mmio()
|
| H A D | i915_reg.h | 4003 #define PIPE_LINK_N1(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_N1) macro
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/ |
| H A D | intel_display.c | 2471 PIPE_LINK_M1(transcoder), PIPE_LINK_N1(transcoder)); in intel_cpu_transcoder_set_m1_n1()
3230 PIPE_LINK_M1(transcoder), PIPE_LINK_N1(transcoder)); in intel_cpu_transcoder_get_m1_n1()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/ |
| H A D | intel_display.c | 8341 intel_de_write(dev_priv, PIPE_LINK_N1(transcoder), in intel_cpu_transcoder_set_m_n()
10441 PIPE_LINK_N1(transcoder)); in intel_cpu_transcoder_get_m_n()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/ |
| H A D | i915_reg.h | 7333 #define PIPE_LINK_N1(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_N1) macro
|
Completed in 100 milliseconds