Searched refs:PIPESRC (Results 1 - 9 of 9) sorted by relevance
| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/gvt/ |
| H A D | fb_decoder.c | 263 plane->width = (vgpu_vreg_t(vgpu, PIPESRC(pipe)) & _PIPE_H_SRCSZ_MASK) >> in intel_vgpu_decode_primary_plane()
266 plane->height = (vgpu_vreg_t(vgpu, PIPESRC(pipe)) & in intel_vgpu_decode_primary_plane()
|
| H A D | handlers.c | 2171 MMIO_D(PIPESRC(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
2181 MMIO_D(PIPESRC(TRANSCODER_B), D_ALL); in init_generic_mmio_info()
2191 MMIO_D(PIPESRC(TRANSCODER_C), D_ALL); in init_generic_mmio_info()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/i915/gvt/ |
| H A D | fb_decoder.c | 264 plane->width = (vgpu_vreg_t(vgpu, PIPESRC(pipe)) & _PIPE_H_SRCSZ_MASK) >> in intel_vgpu_decode_primary_plane()
267 plane->height = (vgpu_vreg_t(vgpu, PIPESRC(pipe)) & in intel_vgpu_decode_primary_plane()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/i915/ |
| H A D | intel_gvt_mmio_table.c | 234 MMIO_D(PIPESRC(TRANSCODER_A)); in iterate_generic_mmio()
243 MMIO_D(PIPESRC(TRANSCODER_B)); in iterate_generic_mmio()
252 MMIO_D(PIPESRC(TRANSCODER_C)); in iterate_generic_mmio()
|
| H A D | i915_reg.h | 2002 #define PIPESRC(pipe) _MMIO_TRANS2((pipe), _PIPEASRC) macro
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/ |
| H A D | i9xx_plane.c | 1043 val = intel_de_read(dev_priv, PIPESRC(pipe)); in i9xx_get_initial_plane_config()
|
| H A D | intel_display.c | 2584 intel_de_write(dev_priv, PIPESRC(pipe), in intel_set_pipe_src_size()
2676 tmp = intel_de_read(dev_priv, PIPESRC(crtc->pipe)); in intel_get_pipe_src_size()
7921 intel_de_write(dev_priv, PIPESRC(pipe), in i830_enable_pipe()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/ |
| H A D | intel_display.c | 8875 intel_de_write(dev_priv, PIPESRC(pipe), in intel_set_pipe_src_size()
8946 tmp = intel_de_read(dev_priv, PIPESRC(crtc->pipe)); in intel_get_pipe_src_size()
9367 val = intel_de_read(dev_priv, PIPESRC(pipe)); in i9xx_get_initial_plane_config()
18099 intel_de_write(dev_priv, PIPESRC(pipe), ((640 - 1) << 16) | (480 - 1)); in i830_enable_pipe()
19057 error->pipe[i].source = intel_de_read(dev_priv, PIPESRC(i)); in intel_display_capture_error_state()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/ |
| H A D | i915_reg.h | 4343 #define PIPESRC(trans) _MMIO_TRANS2(trans, _PIPEASRC) macro
|
Completed in 97 milliseconds