Home
last modified time | relevance | path

Searched refs:PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER (Results 1 - 8 of 8) sorted by relevance

/kernel/linux/linux-5.10/drivers/net/ethernet/qlogic/qed/
H A Dqed_reg_addr.h67 #define PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER \ macro
H A Dqed_dev.c2920 qed_wr(p_hwfn, p_ptt, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, set_val); in qed_pglueb_set_pfid_enable()
2925 PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER); in qed_pglueb_set_pfid_enable()
/kernel/linux/linux-6.6/drivers/net/ethernet/qlogic/qed/
H A Dqed_reg_addr.h67 #define PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER \ macro
H A Dqed_dev.c3003 qed_wr(p_hwfn, p_ptt, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, set_val); in qed_pglueb_set_pfid_enable()
3008 PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER); in qed_pglueb_set_pfid_enable()
/kernel/linux/linux-5.10/drivers/net/ethernet/broadcom/bnx2x/
H A Dbnx2x_main.c1517 val = REG_RD(bp, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER); in bnx2x_hw_enable_status()
1518 DP(BNX2X_MSG_SP, "PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER is 0x%x\n", in bnx2x_hw_enable_status()
1561 REG_WR(bp, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, 1); in bnx2x_pf_flr_clnup()
6993 REG_WR(bp, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, 0); in bnx2x_pf_disable()
7094 PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, in bnx2x_init_hw_common()
7155 * REG_WR(pdev, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, 0); in bnx2x_init_hw_common()
7159 * PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER to enable in bnx2x_init_hw_common()
7535 REG_WR(bp, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, 1); in bnx2x_init_hw_port()
8035 REG_WR(bp, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, 1); in bnx2x_init_hw_func()
10798 REG_WR(bp, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, in bnx2x_prev_unload_common()
[all...]
H A Dbnx2x_reg.h3050 #define PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER 0x942c macro
/kernel/linux/linux-6.6/drivers/net/ethernet/broadcom/bnx2x/
H A Dbnx2x_main.c1515 val = REG_RD(bp, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER); in bnx2x_hw_enable_status()
1516 DP(BNX2X_MSG_SP, "PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER is 0x%x\n", in bnx2x_hw_enable_status()
1559 REG_WR(bp, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, 1); in bnx2x_pf_flr_clnup()
6991 REG_WR(bp, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, 0); in bnx2x_pf_disable()
7092 PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, in bnx2x_init_hw_common()
7153 * REG_WR(pdev, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, 0); in bnx2x_init_hw_common()
7157 * PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER to enable in bnx2x_init_hw_common()
7533 REG_WR(bp, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, 1); in bnx2x_init_hw_port()
8033 REG_WR(bp, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, 1); in bnx2x_init_hw_func()
10799 REG_WR(bp, PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER, in bnx2x_prev_unload_common()
[all...]
H A Dbnx2x_reg.h3050 #define PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER 0x942c macro

Completed in 87 milliseconds