Home
last modified time | relevance | path

Searched refs:OTG_TRIGA_CNTL (Results 1 - 12 of 12) sorted by relevance

/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn301/
H A Ddcn301_optc.c101 REG_SET_8(OTG_TRIGA_CNTL, 0, in optc301_setup_manual_trigger()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_optc.c713 REG_WRITE(OTG_TRIGA_CNTL, 0); in optc1_disable_reset_trigger()
731 REG_SET_3(OTG_TRIGA_CNTL, 0, in optc1_enable_reset_trigger()
740 REG_SET_3(OTG_TRIGA_CNTL, 0, in optc1_enable_reset_trigger()
776 REG_SET_4(OTG_TRIGA_CNTL, 0, in optc1_enable_crtc_reset()
865 REG_SET_8(OTG_TRIGA_CNTL, 0, in optc1_setup_manual_trigger()
H A Ddcn10_optc.h60 SRI(OTG_TRIGA_CNTL, OTG, inst),\
132 uint32_t OTG_TRIGA_CNTL; member
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_optc.c738 REG_WRITE(OTG_TRIGA_CNTL, 0); in optc1_disable_reset_trigger()
756 REG_SET_3(OTG_TRIGA_CNTL, 0, in optc1_enable_reset_trigger()
765 REG_SET_3(OTG_TRIGA_CNTL, 0, in optc1_enable_reset_trigger()
801 REG_SET_4(OTG_TRIGA_CNTL, 0, in optc1_enable_crtc_reset()
890 REG_SET_8(OTG_TRIGA_CNTL, 0, in optc1_setup_manual_trigger()
H A Ddcn10_optc.h60 SRI(OTG_TRIGA_CNTL, OTG, inst),\
132 uint32_t OTG_TRIGA_CNTL; member
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_optc.c385 REG_SET_8(OTG_TRIGA_CNTL, 0, in optc2_setup_manual_trigger()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn31/
H A Ddcn31_optc.h57 SRI(OTG_TRIGA_CNTL, OTG, inst),\
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_optc.c475 REG_SET_8(OTG_TRIGA_CNTL, 0, in optc2_setup_manual_trigger()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn314/
H A Ddcn314_optc.h58 SRI(OTG_TRIGA_CNTL, OTG, inst),\
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_optc.h58 SRI(OTG_TRIGA_CNTL, OTG, inst),\
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_optc.h60 SRI(OTG_TRIGA_CNTL, OTG, inst),\
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_resource.h1055 SRI_ARR(OTG_TRIGA_CNTL, OTG, inst), \

Completed in 12 milliseconds