Home
last modified time | relevance | path

Searched refs:OS_SYSTICK_CONTROL_REG (Results 1 - 16 of 16) sorted by relevance

/kernel/uniproton/src/arch/cpu/armv7-m/common/tick/
H A Dprt_hw_tick_minor.c33 hwCycleCtrl = *(volatile U32 *)OS_SYSTICK_CONTROL_REG; in OsCycleUpdate()
42 (void)*(volatile U32 *)OS_SYSTICK_CONTROL_REG; in OsCycleUpdate()
H A Dprt_hw_tick_internal.h33 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro
H A Dprt_hw_tick.c53 *(volatile U32 *)OS_SYSTICK_CONTROL_REG = OS_BIT0_MASK | OS_BIT1_MASK | OS_BIT2_MASK; in OsTickStartRegSet()
/kernel/liteos_m/arch/arm/cortex-m3/keil/
H A Dlos_arch_interrupt.h182 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro
/kernel/liteos_m/arch/arm/cortex-m33/gcc/NTZ/
H A Dlos_arch_interrupt.h180 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro
/kernel/liteos_m/arch/arm/cortex-m33/gcc/TZ/non_secure/
H A Dlos_arch_interrupt.h180 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro
/kernel/liteos_m/arch/arm/cortex-m33/iar/NTZ/
H A Dlos_arch_interrupt.h180 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro
/kernel/liteos_m/arch/arm/cortex-m33/iar/TZ/non_secure/
H A Dlos_arch_interrupt.h180 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro
/kernel/liteos_m/arch/arm/cortex-m4/gcc/
H A Dlos_arch_interrupt.h180 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro
/kernel/liteos_m/arch/arm/cortex-m4/iar/
H A Dlos_arch_interrupt.h180 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro
/kernel/liteos_m/arch/arm/cortex-m55/gcc/NTZ/
H A Dlos_arch_interrupt.h173 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro
/kernel/liteos_m/arch/arm/cortex-m55/gcc/TZ/non_secure/
H A Dlos_arch_interrupt.h180 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro
/kernel/liteos_m/arch/arm/cortex-m55/iar/NTZ/
H A Dlos_arch_interrupt.h180 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro
/kernel/liteos_m/arch/arm/cortex-m55/iar/TZ/non_secure/
H A Dlos_arch_interrupt.h180 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro
/kernel/liteos_m/arch/arm/cortex-m7/gcc/
H A Dlos_arch_interrupt.h180 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro
/kernel/liteos_m/arch/arm/cortex-m7/iar/
H A Dlos_arch_interrupt.h180 #define OS_SYSTICK_CONTROL_REG 0xE000E010 macro

Completed in 13 milliseconds