Searched refs:NV03_PFIFO_CACHE1_PUSH0 (Results 1 - 11 of 11) sorted by relevance
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/engine/fifo/ |
H A D | nv04.c | 59 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 0); in nv04_chan_stop() 81 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 1); in nv04_chan_stop() 341 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, in nv04_fifo_intr_cache_error() 342 nvkm_rd32(device, NV03_PFIFO_CACHE1_PUSH0) & ~1); in nv04_fifo_intr_cache_error() 344 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, in nv04_fifo_intr_cache_error() 345 nvkm_rd32(device, NV03_PFIFO_CACHE1_PUSH0) | 1); in nv04_fifo_intr_cache_error() 488 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 1); in nv04_fifo_init()
|
H A D | regsnv04.h | 35 #define NV03_PFIFO_CACHE1_PUSH0 0x00003200 macro
|
H A D | nv17.c | 116 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 1); in nv17_fifo_init()
|
H A D | nv40.c | 226 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 1); in nv40_fifo_init()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/fifo/ |
H A D | nv04.c | 175 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, in nv04_fifo_cache_error() 176 nvkm_rd32(device, NV03_PFIFO_CACHE1_PUSH0) & ~1); in nv04_fifo_cache_error() 178 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, in nv04_fifo_cache_error() 179 nvkm_rd32(device, NV03_PFIFO_CACHE1_PUSH0) | 1); in nv04_fifo_cache_error() 322 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 1); in nv04_fifo_init()
|
H A D | nv17.c | 75 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 1); in nv17_fifo_init()
|
H A D | dmanv04.c | 94 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 0); in nv04_fifo_dma_fini() 116 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 1); in nv04_fifo_dma_fini()
|
H A D | regsnv04.h | 35 #define NV03_PFIFO_CACHE1_PUSH0 0x00003200 macro
|
H A D | nv40.c | 106 nvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 1); in nv40_fifo_init()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/ |
H A D | nouveau_reg.h | 471 #define NV03_PFIFO_CACHE1_PUSH0 0x00003200 macro
|
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/ |
H A D | nouveau_reg.h | 471 #define NV03_PFIFO_CACHE1_PUSH0 0x00003200 macro
|
Completed in 16 milliseconds