Home
last modified time | relevance | path

Searched refs:MP_LN_RX_44 (Results 1 - 2 of 2) sorted by relevance

/kernel/linux/linux-6.6/drivers/phy/mediatek/
H A Dphy-mtk-ufs.c31 #define MP_LN_RX_44 0xB044 macro
73 mtk_phy_set_bits(mmio + MP_LN_RX_44, CDR_PWR_ON); in ufs_mtk_phy_set_active()
74 mtk_phy_clear_bits(mmio + MP_LN_RX_44, FRC_CDR_PWR_ON); in ufs_mtk_phy_set_active()
77 mtk_phy_clear_bits(mmio + MP_LN_RX_44, CDR_ISO_EN); in ufs_mtk_phy_set_active()
78 mtk_phy_clear_bits(mmio + MP_LN_RX_44, FRC_CDR_ISO_EN); in ufs_mtk_phy_set_active()
103 mtk_phy_set_bits(mmio + MP_LN_RX_44, FRC_CDR_ISO_EN); in ufs_mtk_phy_set_deep_hibern()
104 mtk_phy_set_bits(mmio + MP_LN_RX_44, CDR_ISO_EN); in ufs_mtk_phy_set_deep_hibern()
107 mtk_phy_set_bits(mmio + MP_LN_RX_44, FRC_CDR_PWR_ON); in ufs_mtk_phy_set_deep_hibern()
108 mtk_phy_clear_bits(mmio + MP_LN_RX_44, CDR_PWR_ON); in ufs_mtk_phy_set_deep_hibern()
/kernel/linux/linux-5.10/drivers/phy/mediatek/
H A Dphy-mtk-ufs.c28 #define MP_LN_RX_44 0xB044 macro
104 mphy_set_bit(phy, MP_LN_RX_44, CDR_PWR_ON); in ufs_mtk_phy_set_active()
105 mphy_clr_bit(phy, MP_LN_RX_44, FRC_CDR_PWR_ON); in ufs_mtk_phy_set_active()
108 mphy_clr_bit(phy, MP_LN_RX_44, CDR_ISO_EN); in ufs_mtk_phy_set_active()
109 mphy_clr_bit(phy, MP_LN_RX_44, FRC_CDR_ISO_EN); in ufs_mtk_phy_set_active()
132 mphy_set_bit(phy, MP_LN_RX_44, FRC_CDR_ISO_EN); in ufs_mtk_phy_set_deep_hibern()
133 mphy_set_bit(phy, MP_LN_RX_44, CDR_ISO_EN); in ufs_mtk_phy_set_deep_hibern()
136 mphy_set_bit(phy, MP_LN_RX_44, FRC_CDR_PWR_ON); in ufs_mtk_phy_set_deep_hibern()
137 mphy_clr_bit(phy, MP_LN_RX_44, CDR_PWR_ON); in ufs_mtk_phy_set_deep_hibern()

Completed in 2 milliseconds