Home
last modified time | relevance | path

Searched refs:MMCRA_SAMPLE_ENABLE (Results 1 - 18 of 18) sorted by relevance

/kernel/linux/linux-5.10/arch/powerpc/oprofile/
H A Dop_model_power4.c187 mmcra |= MMCRA_SAMPLE_ENABLE; in power4_cpu_setup()
271 * If the MMCRA_SAMPLE_ENABLE bit is set, we can use the MMCRA[slot] bits
275 * and 5 if MMCRA_SAMPLE_ENABLE is set, otherwise 0.
289 if (use_slot_nums && (mmcra & MMCRA_SAMPLE_ENABLE)) { in get_pc()
/kernel/linux/linux-6.6/arch/powerpc/perf/
H A Dcore-book3s.c101 #define MMCRA_SAMPLE_ENABLE 0 macro
185 if ((ppmu->flags & PPMU_HAS_SSLOT) && (mmcra & MMCRA_SAMPLE_ENABLE)) { in perf_ip_adjust()
217 sdsync = MMCRA_SAMPLE_ENABLE; in perf_get_data_addr()
224 if (!(mmcra & MMCRA_SAMPLE_ENABLE) || sdar_valid) in perf_get_data_addr()
270 int marked = mmcra & MMCRA_SAMPLE_ENABLE; in perf_get_misc_flags()
327 int marked = mmcra & MMCRA_SAMPLE_ENABLE; in perf_read_regs()
387 int marked = mmcra & MMCRA_SAMPLE_ENABLE; in siar_valid()
1374 val &= ~MMCRA_SAMPLE_ENABLE; in power_pmu_disable()
1468 mtspr(SPRN_MMCRA, cpuhw->mmcr.mmcra & ~MMCRA_SAMPLE_ENABLE); in power_pmu_enable()
1508 mtspr(SPRN_MMCRA, cpuhw->mmcr.mmcra & ~MMCRA_SAMPLE_ENABLE); in power_pmu_enable()
[all...]
H A Disa207-common.c101 if (is_event_marked(event) || (*mmcra & MMCRA_SAMPLE_ENABLE)) in mmcra_sdar_mode()
628 mmcra |= MMCRA_SAMPLE_ENABLE; in isa207_compute_mmcr()
H A Dppc970-pmu.c143 * and thus needs the MMCRA_SAMPLE_ENABLE bit set, or 0 if not.
385 mmcra |= MMCRA_SAMPLE_ENABLE; in p970_compute_mmcr()
H A Dpower7-pmu.c211 * and thus needs the MMCRA_SAMPLE_ENABLE bit set, or 0 if not.
300 mmcra |= MMCRA_SAMPLE_ENABLE; in power7_compute_mmcr()
H A Dpower5+-pmu.c401 * and thus needs the MMCRA_SAMPLE_ENABLE bit set, or 0 if not.
583 mmcra |= MMCRA_SAMPLE_ENABLE; in power5p_compute_mmcr()
H A Dpower5-pmu.c337 * and thus needs the MMCRA_SAMPLE_ENABLE bit set, or 0 if not.
528 mmcra |= MMCRA_SAMPLE_ENABLE; in power5_compute_mmcr()
H A Dpower6-pmu.c135 * and thus needs the MMCRA_SAMPLE_ENABLE bit set, or 0 if not.
245 mmcra |= MMCRA_SAMPLE_ENABLE; in p6_compute_mmcr()
/kernel/linux/linux-5.10/arch/powerpc/perf/
H A Dcore-book3s.c96 #define MMCRA_SAMPLE_ENABLE 0 macro
169 if ((ppmu->flags & PPMU_HAS_SSLOT) && (mmcra & MMCRA_SAMPLE_ENABLE)) { in perf_ip_adjust()
201 sdsync = MMCRA_SAMPLE_ENABLE; in perf_get_data_addr()
208 if (!(mmcra & MMCRA_SAMPLE_ENABLE) || sdar_valid) in perf_get_data_addr()
290 int marked = mmcra & MMCRA_SAMPLE_ENABLE; in perf_read_regs()
341 int marked = mmcra & MMCRA_SAMPLE_ENABLE; in siar_valid()
1292 val &= ~MMCRA_SAMPLE_ENABLE; in power_pmu_disable()
1386 mtspr(SPRN_MMCRA, cpuhw->mmcr.mmcra & ~MMCRA_SAMPLE_ENABLE); in power_pmu_enable()
1426 mtspr(SPRN_MMCRA, cpuhw->mmcr.mmcra & ~MMCRA_SAMPLE_ENABLE); in power_pmu_enable()
1501 if (cpuhw->mmcr.mmcra & MMCRA_SAMPLE_ENABLE) { in power_pmu_enable()
[all...]
H A Disa207-common.c101 if (is_event_marked(event) || (*mmcra & MMCRA_SAMPLE_ENABLE)) in mmcra_sdar_mode()
483 mmcra |= MMCRA_SAMPLE_ENABLE; in isa207_compute_mmcr()
H A Dppc970-pmu.c143 * and thus needs the MMCRA_SAMPLE_ENABLE bit set, or 0 if not.
384 mmcra |= MMCRA_SAMPLE_ENABLE; in p970_compute_mmcr()
H A Dpower7-pmu.c211 * and thus needs the MMCRA_SAMPLE_ENABLE bit set, or 0 if not.
299 mmcra |= MMCRA_SAMPLE_ENABLE; in power7_compute_mmcr()
H A Dpower5+-pmu.c401 * and thus needs the MMCRA_SAMPLE_ENABLE bit set, or 0 if not.
582 mmcra |= MMCRA_SAMPLE_ENABLE; in power5p_compute_mmcr()
H A Dpower5-pmu.c337 * and thus needs the MMCRA_SAMPLE_ENABLE bit set, or 0 if not.
527 mmcra |= MMCRA_SAMPLE_ENABLE; in power5_compute_mmcr()
H A Dpower6-pmu.c135 * and thus needs the MMCRA_SAMPLE_ENABLE bit set, or 0 if not.
244 mmcra |= MMCRA_SAMPLE_ENABLE; in p6_compute_mmcr()
/kernel/linux/linux-6.6/arch/powerpc/kvm/
H A Dbook3s_hv_p9_perf.c12 if (mmcra & MMCRA_SAMPLE_ENABLE) in freeze_pmu()
/kernel/linux/linux-5.10/arch/powerpc/include/asm/
H A Dreg.h896 #define MMCRA_SAMPLE_ENABLE 0x00000001UL /* enable sampling */ macro
/kernel/linux/linux-6.6/arch/powerpc/include/asm/
H A Dreg.h903 #define MMCRA_SAMPLE_ENABLE 0x00000001UL /* enable sampling */ macro

Completed in 25 milliseconds