Home
last modified time | relevance | path

Searched refs:MLX5_MFRL_REG_RESET_LEVEL3 (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/drivers/net/ethernet/mellanox/mlx5/core/
H A Dfw_reset.c88 err = mlx5_reg_mfrl_set(dev, MLX5_MFRL_REG_RESET_LEVEL3, reset_type_sel, 0, true); in mlx5_fw_reset_set_reset_sync()
185 return mlx5_reg_mfrl_set(dev, MLX5_MFRL_REG_RESET_LEVEL3, 0, 1, false); in mlx5_fw_reset_set_reset_sync_ack()
190 return mlx5_reg_mfrl_set(dev, MLX5_MFRL_REG_RESET_LEVEL3, 0, 2, false); in mlx5_fw_reset_set_reset_sync_nack()
H A Ddevlink.c97 if (!(reset_level & MLX5_MFRL_REG_RESET_LEVEL3)) { in mlx5_devlink_reload_fw_activate()
/kernel/linux/linux-6.6/drivers/net/ethernet/mellanox/mlx5/core/
H A Dfw_reset.c164 MLX5_SET(mfrl_reg, in, reset_level, MLX5_MFRL_REG_RESET_LEVEL3); in mlx5_fw_reset_set_reset_sync()
294 return mlx5_reg_mfrl_set(dev, MLX5_MFRL_REG_RESET_LEVEL3, 0, 1, false); in mlx5_fw_reset_set_reset_sync_ack()
299 return mlx5_reg_mfrl_set(dev, MLX5_MFRL_REG_RESET_LEVEL3, 0, 2, false); in mlx5_fw_reset_set_reset_sync_nack()
H A Ddevlink.c93 if (!(reset_level & MLX5_MFRL_REG_RESET_LEVEL3)) { in mlx5_devlink_reload_fw_activate()
/kernel/linux/linux-5.10/include/linux/mlx5/
H A Dmlx5_ifc.h9792 MLX5_MFRL_REG_RESET_LEVEL3 = BIT(3), enumerator
/kernel/linux/linux-6.6/include/linux/mlx5/
H A Dmlx5_ifc.h10835 MLX5_MFRL_REG_RESET_LEVEL3 = BIT(3), enumerator

Completed in 65 milliseconds