Searched refs:MIR1 (Results 1 - 6 of 6) sorted by relevance
| /kernel/linux/linux-5.10/drivers/edac/ |
| H A D | i5400_edac.c | 77 #define MIR1 0x84 macro
1080 pci_read_config_word(pvt->branchmap_werrors, MIR1, &pvt->mir1); in i5400_get_mc_regs()
1091 edac_dbg(2, "MIR1: limit= 0x%x WAY1= %u WAY0= %x\n", in i5400_get_mc_regs()
|
| H A D | i7300_edac.c | 146 #define MIR1 0x84 macro
881 pci_read_config_word(pvt->pci_dev_16_1_fsb_addr_map, MIR1, in i7300_get_mc_regs()
|
| H A D | i5000_edac.c | 67 #define MIR1 0x84 macro
1160 pci_read_config_word(pvt->branchmap_werrors, MIR1, &pvt->mir1); in i5000_get_mc_regs()
1172 edac_dbg(2, "MIR1: limit= 0x%x WAY1= %u WAY0= %x\n", in i5000_get_mc_regs()
|
| /kernel/linux/linux-6.6/drivers/edac/ |
| H A D | i5400_edac.c | 77 #define MIR1 0x84 macro
1081 pci_read_config_word(pvt->branchmap_werrors, MIR1, &pvt->mir1); in i5400_get_mc_regs()
1092 edac_dbg(2, "MIR1: limit= 0x%x WAY1= %u WAY0= %x\n", in i5400_get_mc_regs()
|
| H A D | i7300_edac.c | 146 #define MIR1 0x84 macro
881 pci_read_config_word(pvt->pci_dev_16_1_fsb_addr_map, MIR1, in i7300_get_mc_regs()
|
| H A D | i5000_edac.c | 67 #define MIR1 0x84 macro
1160 pci_read_config_word(pvt->branchmap_werrors, MIR1, &pvt->mir1); in i5000_get_mc_regs()
1172 edac_dbg(2, "MIR1: limit= 0x%x WAY1= %u WAY0= %x\n", in i5000_get_mc_regs()
|
Completed in 12 milliseconds