Home
last modified time | relevance | path

Searched refs:LCR (Results 1 - 25 of 26) sorted by relevance

12

/kernel/linux/linux-5.10/arch/x86/boot/
H A Dearly_serial_console.c17 #define LCR 3 /* Line control */ macro
31 outb(0x3, port + LCR); /* 8n1 */ in early_serial_init()
37 c = inb(port + LCR); in early_serial_init()
38 outb(c | DLAB, port + LCR); in early_serial_init()
41 outb(c & ~DLAB, port + LCR); in early_serial_init()
107 lcr = inb(port + LCR); in probe_baud()
108 outb(lcr | DLAB, port + LCR); in probe_baud()
111 outb(lcr, port + LCR); in probe_baud()
/kernel/linux/linux-6.6/arch/x86/boot/
H A Dearly_serial_console.c17 #define LCR 3 /* Line control */ macro
31 outb(0x3, port + LCR); /* 8n1 */ in early_serial_init()
37 c = inb(port + LCR); in early_serial_init()
38 outb(c | DLAB, port + LCR); in early_serial_init()
41 outb(c & ~DLAB, port + LCR); in early_serial_init()
107 lcr = inb(port + LCR); in probe_baud()
108 outb(lcr | DLAB, port + LCR); in probe_baud()
111 outb(lcr, port + LCR); in probe_baud()
/kernel/linux/linux-5.10/arch/x86/kernel/
H A Dearly_printk.c90 #define LCR 3 /* Line control */ macro
134 serial_out(early_serial_base, LCR, 0x3); /* 8n1 */ in early_serial_hw_init()
139 c = serial_in(early_serial_base, LCR); in early_serial_hw_init()
140 serial_out(early_serial_base, LCR, c | DLAB); in early_serial_hw_init()
143 serial_out(early_serial_base, LCR, c & ~DLAB); in early_serial_hw_init()
/kernel/linux/linux-6.6/arch/x86/kernel/
H A Dearly_printk.c90 #define LCR 3 /* Line control */ macro
134 serial_out(early_serial_base, LCR, 0x3); /* 8n1 */ in early_serial_hw_init()
139 c = serial_in(early_serial_base, LCR); in early_serial_hw_init()
140 serial_out(early_serial_base, LCR, c | DLAB); in early_serial_hw_init()
143 serial_out(early_serial_base, LCR, c & ~DLAB); in early_serial_hw_init()
/kernel/linux/linux-5.10/arch/arm/mach-orion5x/
H A Dtsx09-common.c32 writel(0x83, UART1_REG(LCR)); in qnap_tsx09_power_off()
35 writel(0x03, UART1_REG(LCR)); in qnap_tsx09_power_off()
H A Dterastation_pro2-setup.c275 writel(0x83, UART1_REG(LCR)); in tsp2_power_off()
278 writel(0x1b, UART1_REG(LCR)); in tsp2_power_off()
H A Dkurobox_pro-setup.c300 writel(0x83, UART1_REG(LCR)); in kurobox_pro_power_off()
303 writel(0x1b, UART1_REG(LCR)); in kurobox_pro_power_off()
/kernel/linux/linux-6.6/arch/arm/mach-orion5x/
H A Dtsx09-common.c32 writel(0x83, UART1_REG(LCR)); in qnap_tsx09_power_off()
35 writel(0x03, UART1_REG(LCR)); in qnap_tsx09_power_off()
H A Dkurobox_pro-setup.c297 writel(0x83, UART1_REG(LCR)); in kurobox_pro_power_off()
300 writel(0x1b, UART1_REG(LCR)); in kurobox_pro_power_off()
H A Dterastation_pro2-setup.c275 writel(0x83, UART1_REG(LCR)); in tsp2_power_off()
278 writel(0x1b, UART1_REG(LCR)); in tsp2_power_off()
/kernel/linux/linux-5.10/drivers/power/reset/
H A Dqnap-poweroff.c61 writel(0x83, UART1_REG(LCR)); in qnap_power_off()
64 writel(0x03, UART1_REG(LCR)); in qnap_power_off()
/kernel/linux/linux-6.6/drivers/power/reset/
H A Dqnap-poweroff.c60 writel(0x83, UART1_REG(LCR)); in qnap_power_off()
63 writel(0x03, UART1_REG(LCR)); in qnap_power_off()
/kernel/linux/linux-5.10/drivers/usb/serial/
H A Dio_16654.h23 // to them via LCR bit 0x80 or LCR = 0xBF.
35 #define LCR 3 // Line Control Register macro
H A Dio_edgeport.c170 __u8 shadowLCR; /* last LCR value received */
2333 MAKE_CMD_WRITE_REG(&currCmd, &cmdLen, number, LCR, LCR_DL_ENABLE); in send_cmd_write_baud_rate()
2340 MAKE_CMD_WRITE_REG(&currCmd, &cmdLen, number, LCR, in send_cmd_write_baud_rate()
2403 (regNum == MCR) ? "MCR" : "LCR", __func__, regValue); in send_cmd_write_uart_register()
2414 regNum == LCR) { in send_cmd_write_uart_register()
2415 dev_dbg(dev, "SendCmdWriteUartReg - Not writing to LCR Register\n"); in send_cmd_write_uart_register()
2576 /* Send the updated LCR value to the EdgePort */ in change_port_settings()
2577 status = send_cmd_write_uart_register(edge_port, LCR, in change_port_settings()
/kernel/linux/linux-6.6/drivers/usb/serial/
H A Dio_16654.h23 // to them via LCR bit 0x80 or LCR = 0xBF.
35 #define LCR 3 // Line Control Register macro
/kernel/linux/linux-5.10/drivers/net/hamradio/
H A Dbaycom_ser_fdx.c97 #define LCR(iobase) (iobase+3) macro
173 outb(0x81, LCR(dev->base_addr)); /* DLAB = 1 */ in ser12_set_divisor()
176 outb(0x01, LCR(dev->base_addr)); /* word length = 6 */ in ser12_set_divisor()
H A Dbaycom_ser_hdx.c83 #define LCR(iobase) (iobase+3) macro
158 outb(0x81, LCR(dev->base_addr)); /* DLAB = 1 */ in ser12_set_divisor()
161 outb(0x01, LCR(dev->base_addr)); /* word length = 6 */ in ser12_set_divisor()
H A Dyam.c154 #define LCR(iobase) (iobase+3) macro
294 outb(LCR_DLAB | LCR_BIT5, LCR(iobase)); in fpga_reset()
298 outb(LCR_BIT5, LCR(iobase)); in fpga_reset()
466 outb(LCR_DLAB | LCR_BIT8, LCR(dev->base_addr)); in yam_set_uart()
469 outb(LCR_BIT8, LCR(dev->base_addr)); in yam_set_uart()
/kernel/linux/linux-6.6/drivers/net/hamradio/
H A Dbaycom_ser_fdx.c97 #define LCR(iobase) (iobase+3) macro
173 outb(0x81, LCR(dev->base_addr)); /* DLAB = 1 */ in ser12_set_divisor()
176 outb(0x01, LCR(dev->base_addr)); /* word length = 6 */ in ser12_set_divisor()
H A Dbaycom_ser_hdx.c83 #define LCR(iobase) (iobase+3) macro
158 outb(0x81, LCR(dev->base_addr)); /* DLAB = 1 */ in ser12_set_divisor()
161 outb(0x01, LCR(dev->base_addr)); /* word length = 6 */ in ser12_set_divisor()
H A Dyam.c154 #define LCR(iobase) (iobase+3) macro
294 outb(LCR_DLAB | LCR_BIT5, LCR(iobase)); in fpga_reset()
298 outb(LCR_BIT5, LCR(iobase)); in fpga_reset()
466 outb(LCR_DLAB | LCR_BIT8, LCR(dev->base_addr)); in yam_set_uart()
469 outb(LCR_BIT8, LCR(dev->base_addr)); in yam_set_uart()
/kernel/linux/linux-5.10/drivers/tty/serial/8250/
H A D8250_pci.c1108 u8 LCR, val; in pci_quatech_rqopr() local
1110 LCR = inb(base + UART_LCR); in pci_quatech_rqopr()
1113 outb(LCR, base + UART_LCR); in pci_quatech_rqopr()
1120 u8 LCR; in pci_quatech_wqopr() local
1122 LCR = inb(base + UART_LCR); in pci_quatech_wqopr()
1126 outb(LCR, base + UART_LCR); in pci_quatech_wqopr()
1132 u8 LCR, val, qmcr; in pci_quatech_rqmcr() local
1134 LCR = inb(base + UART_LCR); in pci_quatech_rqmcr()
1140 outb(LCR, base + UART_LCR); in pci_quatech_rqmcr()
1148 u8 LCR, va in pci_quatech_wqmcr() local
1162 u8 LCR, val; pci_quatech_has_qmcr() local
[all...]
/kernel/linux/linux-6.6/drivers/tty/serial/8250/
H A D8250_pci.c1279 u8 LCR, val; in pci_quatech_rqopr() local
1281 LCR = inb(base + UART_LCR); in pci_quatech_rqopr()
1284 outb(LCR, base + UART_LCR); in pci_quatech_rqopr()
1291 u8 LCR; in pci_quatech_wqopr() local
1293 LCR = inb(base + UART_LCR); in pci_quatech_wqopr()
1297 outb(LCR, base + UART_LCR); in pci_quatech_wqopr()
1303 u8 LCR, val, qmcr; in pci_quatech_rqmcr() local
1305 LCR = inb(base + UART_LCR); in pci_quatech_rqmcr()
1311 outb(LCR, base + UART_LCR); in pci_quatech_rqmcr()
1319 u8 LCR, va in pci_quatech_wqmcr() local
1333 u8 LCR, val; pci_quatech_has_qmcr() local
[all...]
/kernel/linux/linux-5.10/drivers/tty/serial/
H A Dmen_z135_uart.c62 #define MEN_Z135_LCR_SHIFT 8 /* LCR shift mask */
96 #define LCR(x) (((x) >> MEN_Z135_LCR_SHIFT) & 0xff) macro
660 lcr = LCR(conf_reg); in men_z135_set_termios()
/kernel/linux/linux-6.6/drivers/tty/serial/
H A Dmen_z135_uart.c62 #define MEN_Z135_LCR_SHIFT 8 /* LCR shift mask */
96 #define LCR(x) (((x) >> MEN_Z135_LCR_SHIFT) & 0xff) macro
657 lcr = LCR(conf_reg); in men_z135_set_termios()

Completed in 28 milliseconds

12