Home
last modified time | relevance | path

Searched refs:JZ4780_CLK_MPLL (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/ingenic/
H A Djz4780-cgu.c298 [JZ4780_CLK_MPLL] = {
337 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
356 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
364 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
383 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL, -1 },
390 .parents = { JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
412 .parents = { JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
420 .parents = { JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
428 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL, -1 },
455 .parents = { JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
[all...]
/kernel/linux/linux-6.6/drivers/clk/ingenic/
H A Djz4780-cgu.c298 [JZ4780_CLK_MPLL] = {
337 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
366 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
374 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
398 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL, -1 },
405 .parents = { JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
427 .parents = { JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
435 .parents = { JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
443 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL, -1 },
470 .parents = { JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
[all...]
/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Djz4780-cgu.h18 #define JZ4780_CLK_MPLL 3 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Djz4780-cgu.h18 #define JZ4780_CLK_MPLL 3 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dingenic,jz4780-cgu.h18 #define JZ4780_CLK_MPLL 3 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dingenic,jz4780-cgu.h18 #define JZ4780_CLK_MPLL 3 macro

Completed in 4 milliseconds