J721E_CLK_PARENT_48000 (reference) in projects: kernel - OpenGrok search results

Repository(s)

Full Search		Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition		Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol		Only finds symbol(e.g. methods classes,function,variables).
File Path		Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History		History log comments.
Type		Type of analyzer used to filter file types include with selected(e.g. just C sources).

Help

Searched refs:J721E_CLK_PARENT_48000 (Results 1 - 2 of 2) sorted by relevance

/kernel/linux/linux-5.10/sound/soc/ti/
H A D	j721e-evm.c	29 #define J721E_CLK_PARENT_48000 0 macro 178 if (!(rate % 8000) && priv->pll_rates[J721E_CLK_PARENT_48000]) in j721e_configure_refclk() 179 clk_id = J721E_CLK_PARENT_48000; in j721e_configure_refclk() 205 clk_id == J721E_CLK_PARENT_48000 ? "PLL4" : "PLL15", in j721e_configure_refclk() 484 clocks->parent[J721E_CLK_PARENT_48000] = parent; in j721e_get_clocks() 507 !clocks->parent[J721E_CLK_PARENT_48000]) { in j721e_get_clocks() 521 [J721E_CLK_PARENT_48000] = 1179648000, /* PLL4 / 530 [J721E_CLK_PARENT_48000] = 1179648000, / PLL4 / 538 [J721E_CLK_PARENT_48000] = 2359296000u, / PLL4 */ 575 pll = clk_get_parent(domain_clocks->parent[J721E_CLK_PARENT_48000]); in j721e_calculate_rate_range() [all...]
/kernel/linux/linux-6.6/sound/soc/ti/
H A D	j721e-evm.c	32 #define J721E_CLK_PARENT_48000 0 macro 181 if (!(rate % 8000) && priv->pll_rates[J721E_CLK_PARENT_48000]) in j721e_configure_refclk() 182 clk_id = J721E_CLK_PARENT_48000; in j721e_configure_refclk() 207 clk_id == J721E_CLK_PARENT_48000 ? "PLL4" : "PLL15", in j721e_configure_refclk() 483 clocks->parent[J721E_CLK_PARENT_48000] = parent; in j721e_get_clocks() 506 !clocks->parent[J721E_CLK_PARENT_48000]) { in j721e_get_clocks() 520 [J721E_CLK_PARENT_48000] = 1179648000, /* PLL4 / 529 [J721E_CLK_PARENT_48000] = 1179648000, / PLL4 / 537 [J721E_CLK_PARENT_48000] = 2359296000u, / PLL4 */ 574 pll = clk_get_parent(domain_clocks->parent[J721E_CLK_PARENT_48000]); in j721e_calculate_rate_range() [all...]

Completed in 4 milliseconds