Home
last modified time | relevance | path

Searched refs:IP8_15_12 (Results 1 - 19 of 19) sorted by relevance

/kernel/linux/linux-5.10/drivers/pinctrl/renesas/
H A Dpfc-r8a77970.c62 #define GPSR1_24 F_(CANFD1_RX, IP8_15_12)
220 #define IP8_15_12 FM(CANFD1_RX) FM(RXDB_EXTFXR) FM(PWM3_B) FM(TCLK2_B) FM(RX1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
280 FM(IP8_15_12) IP8_15_12 \
703 PINMUX_IPSR_GPSR(IP8_15_12, CANFD1_RX),
704 PINMUX_IPSR_GPSR(IP8_15_12, RXDB_EXTFXR),
705 PINMUX_IPSR_MSEL(IP8_15_12, PWM3_B, SEL_PWM3_1),
706 PINMUX_IPSR_MSEL(IP8_15_12, TCLK2_B, SEL_TMU_1),
707 PINMUX_IPSR_MSEL(IP8_15_12, RX1_B, SEL_SCIF1_1),
2425 IP8_15_12
[all...]
H A Dpfc-r8a77980.c64 #define GPSR1_23 F_(CANFD1_TX, IP8_15_12)
253 #define IP8_15_12 FM(CANFD1_TX) FM(FXR_TXDB) FM(PWM2_B) FM(TCLK1_B) FM(TX1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
331 FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 \
761 PINMUX_IPSR_GPSR(IP8_15_12, CANFD1_TX),
762 PINMUX_IPSR_GPSR(IP8_15_12, FXR_TXDB),
763 PINMUX_IPSR_MSEL(IP8_15_12, PWM2_B, SEL_PWM2_1),
764 PINMUX_IPSR_MSEL(IP8_15_12, TCLK1_B, SEL_TMU_1),
765 PINMUX_IPSR_MSEL(IP8_15_12, TX1_B, SEL_SCIF1_1),
2847 IP8_15_12
[all...]
H A Dpfc-r8a77995.c81 #define GPSR2_30 F_(NFCLE, IP8_15_12)
270 #define IP8_15_12 FM(NFCLE) FM(SDA2_B) FM(SCK3_A) FM(PWM1_C) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
370 FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 FM(IP11_15_12) IP11_15_12 \
783 PINMUX_IPSR_GPSR(IP8_15_12, NFCLE),
784 PINMUX_IPSR_MSEL(IP8_15_12, SDA2_B, SEL_I2C2_1),
785 PINMUX_IPSR_MSEL(IP8_15_12, SCK3_A, SEL_SCIF3_0),
786 PINMUX_IPSR_MSEL(IP8_15_12, PWM1_C, SEL_PWM1_1),
2706 IP8_15_12
H A Dpfc-r8a77990.c152 #define GPSR3_4 F_(SD0_DAT2, IP8_15_12)
285 #define IP8_15_12 FM(SD0_DAT2) FM(NFDATA12) FM(SCL2_C) FM(HRTS1_N_B) F_(0, 0) FM(BPFCLK_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
407 FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 FM(IP11_15_12) IP11_15_12 \
992 PINMUX_IPSR_GPSR(IP8_15_12, SD0_DAT2),
993 PINMUX_IPSR_GPSR(IP8_15_12, NFDATA12),
994 PINMUX_IPSR_MSEL(IP8_15_12, SCL2_C, SEL_I2C2_2),
995 PINMUX_IPSR_MSEL(IP8_15_12, HRTS1_N_B, SEL_HSCIF1_1),
996 PINMUX_IPSR_GPSR(IP8_15_12, BPFCLK_B),
4853 IP8_15_12
[all...]
H A Dpfc-r8a7779.c1141 PINMUX_IPSR_GPSR(IP8_15_12, HSPI_RX0),
1142 PINMUX_IPSR_MSEL(IP8_15_12, RX0, SEL_SCIF0_0),
1143 PINMUX_IPSR_GPSR(IP8_15_12, CAN_STEP0),
1144 PINMUX_IPSR_GPSR(IP8_15_12, AD_NCS),
1145 PINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE7),
1146 PINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE15),
1147 PINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE23),
1148 PINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE31),
1149 PINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE39),
3752 /* IP8_15_12 [
[all...]
H A Dpfc-r8a77951.c156 #define GPSR3_7 F_(SD1_CMD, IP8_15_12)
325 #define IP8_15_12 FM(SD1_CMD) F_(0, 0) FM(MSIOF1_SYNC_G) FM(NFCE_N_B) F_(0, 0) FM(SIM0_D_A) FM(STP_IVCXO27_1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
467 FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 FM(IP11_15_12) IP11_15_12 \
1063 PINMUX_IPSR_GPSR(IP8_15_12, SD1_CMD),
1064 PINMUX_IPSR_MSEL(IP8_15_12, MSIOF1_SYNC_G, SEL_MSIOF1_6),
1065 PINMUX_IPSR_GPSR(IP8_15_12, NFCE_N_B),
1066 PINMUX_IPSR_MSEL(IP8_15_12, SIM0_D_A, SEL_SIMCARD_0),
1067 PINMUX_IPSR_MSEL(IP8_15_12, STP_IVCXO27_1_B, SEL_SSP1_1_1),
5474 IP8_15_12
[all...]
H A Dpfc-r8a77965.c161 #define GPSR3_7 F_(SD1_CMD, IP8_15_12)
330 #define IP8_15_12 FM(SD1_CMD) F_(0, 0) FM(MSIOF1_SYNC_G) FM(NFCE_N_B) F_(0, 0) FM(SIM0_D_A) FM(STP_IVCXO27_1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
472 FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 FM(IP11_15_12) IP11_15_12 \
1069 PINMUX_IPSR_GPSR(IP8_15_12, SD1_CMD),
1070 PINMUX_IPSR_MSEL(IP8_15_12, MSIOF1_SYNC_G, SEL_MSIOF1_6),
1071 PINMUX_IPSR_MSEL(IP8_15_12, NFCE_N_B, SEL_NDF_1),
1072 PINMUX_IPSR_MSEL(IP8_15_12, SIM0_D_A, SEL_SIMCARD_0),
1073 PINMUX_IPSR_MSEL(IP8_15_12, STP_IVCXO27_1_B, SEL_SSP1_1_1),
5680 IP8_15_12
[all...]
H A Dpfc-r8a7796.c161 #define GPSR3_7 F_(SD1_CMD, IP8_15_12)
330 #define IP8_15_12 FM(SD1_CMD) F_(0, 0) FM(MSIOF1_SYNC_G) FM(NFCE_N_B) F_(0, 0) FM(SIM0_D_A) FM(STP_IVCXO27_1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
472 FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 FM(IP11_15_12) IP11_15_12 \
1067 PINMUX_IPSR_GPSR(IP8_15_12, SD1_CMD),
1068 PINMUX_IPSR_MSEL(IP8_15_12, MSIOF1_SYNC_G, SEL_MSIOF1_6),
1069 PINMUX_IPSR_MSEL(IP8_15_12, NFCE_N_B, SEL_NDF_1),
1070 PINMUX_IPSR_MSEL(IP8_15_12, SIM0_D_A, SEL_SIMCARD_0),
1071 PINMUX_IPSR_MSEL(IP8_15_12, STP_IVCXO27_1_B, SEL_SSP1_1_1),
5427 IP8_15_12
[all...]
H A Dpfc-r8a77950.c155 #define GPSR3_7 F_(SD1_CMD, IP8_15_12)
325 #define IP8_15_12 FM(SD1_CMD) F_(0, 0) FM(MSIOF1_SYNC_G) F_(0, 0) F_(0, 0) FM(SIM0_D_A) FM(STP_IVCXO27_1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
457 FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 FM(IP11_15_12) IP11_15_12 \
1058 PINMUX_IPSR_GPSR(IP8_15_12, SD1_CMD),
1059 PINMUX_IPSR_MSEL(IP8_15_12, MSIOF1_SYNC_G, SEL_MSIOF1_6),
1060 PINMUX_IPSR_MSEL(IP8_15_12, SIM0_D_A, SEL_SIMCARD_0),
1061 PINMUX_IPSR_MSEL(IP8_15_12, STP_IVCXO27_1_B, SEL_SSP1_1_1),
5113 IP8_15_12
H A Dpfc-r8a77470.c785 PINMUX_IPSR_GPSR(IP8_15_12, VI1_DATA1),
786 PINMUX_IPSR_GPSR(IP8_15_12, AVB_RXD0),
787 PINMUX_IPSR_GPSR(IP8_15_12, ETH_RXD0),
2988 /* IP8_15_12 [4] */
/kernel/linux/linux-6.6/drivers/pinctrl/renesas/
H A Dpfc-r8a77970.c73 #define GPSR1_24 F_(CANFD1_RX, IP8_15_12)
231 #define IP8_15_12 FM(CANFD1_RX) FM(RXDB_EXTFXR) FM(PWM3_B) FM(TCLK2_B) FM(RX1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
290 FM(IP8_15_12) IP8_15_12 \
712 PINMUX_IPSR_GPSR(IP8_15_12, CANFD1_RX),
713 PINMUX_IPSR_GPSR(IP8_15_12, RXDB_EXTFXR),
714 PINMUX_IPSR_MSEL(IP8_15_12, PWM3_B, SEL_PWM3_1),
715 PINMUX_IPSR_MSEL(IP8_15_12, TCLK2_B, SEL_TMU_1),
716 PINMUX_IPSR_MSEL(IP8_15_12, RX1_B, SEL_SCIF1_1),
2319 IP8_15_12
[all...]
H A Dpfc-r8a77980.c76 #define GPSR1_23 F_(CANFD1_TX, IP8_15_12)
265 #define IP8_15_12 FM(CANFD1_TX) FM(FXR_TXDB) FM(PWM2_B) FM(TCLK1_B) FM(TX1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
340 FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 \
770 PINMUX_IPSR_GPSR(IP8_15_12, CANFD1_TX),
771 PINMUX_IPSR_GPSR(IP8_15_12, FXR_TXDB),
772 PINMUX_IPSR_MSEL(IP8_15_12, PWM2_B, SEL_PWM2_1),
773 PINMUX_IPSR_MSEL(IP8_15_12, TCLK1_B, SEL_TMU_1),
774 PINMUX_IPSR_MSEL(IP8_15_12, TX1_B, SEL_SCIF1_1),
2771 IP8_15_12
[all...]
H A Dpfc-r8a77995.c92 #define GPSR2_30 F_(NFCLE, IP8_15_12)
281 #define IP8_15_12 FM(NFCLE) FM(SDA2_B) FM(SCK3_A) FM(PWM1_C) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
381 FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 FM(IP11_15_12) IP11_15_12 \
794 PINMUX_IPSR_GPSR(IP8_15_12, NFCLE),
795 PINMUX_IPSR_MSEL(IP8_15_12, SDA2_B, SEL_I2C2_1),
796 PINMUX_IPSR_MSEL(IP8_15_12, SCK3_A, SEL_SCIF3_0),
797 PINMUX_IPSR_MSEL(IP8_15_12, PWM1_C, SEL_PWM1_1),
2758 IP8_15_12
H A Dpfc-r8a77990.c152 #define GPSR3_4 F_(SD0_DAT2, IP8_15_12)
285 #define IP8_15_12 FM(SD0_DAT2) FM(NFDATA12) FM(SCL2_C) FM(HRTS1_N_B) F_(0, 0) FM(BPFCLK_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
407 FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 FM(IP11_15_12) IP11_15_12 \
993 PINMUX_IPSR_GPSR(IP8_15_12, SD0_DAT2),
994 PINMUX_IPSR_GPSR(IP8_15_12, NFDATA12),
995 PINMUX_IPSR_MSEL(IP8_15_12, SCL2_C, SEL_I2C2_2),
996 PINMUX_IPSR_MSEL(IP8_15_12, HRTS1_N_B, SEL_HSCIF1_1),
997 PINMUX_IPSR_GPSR(IP8_15_12, BPFCLK_B),
4873 IP8_15_12
[all...]
H A Dpfc-r8a7779.c1204 PINMUX_IPSR_GPSR(IP8_15_12, HSPI_RX0),
1205 PINMUX_IPSR_MSEL(IP8_15_12, RX0, SEL_SCIF0_0),
1206 PINMUX_IPSR_GPSR(IP8_15_12, CAN_STEP0),
1207 PINMUX_IPSR_GPSR(IP8_15_12, AD_NCS),
1208 PINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE7),
1209 PINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE15),
1210 PINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE23),
1211 PINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE31),
1212 PINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE39),
3864 /* IP8_15_12 [
[all...]
H A Dpfc-r8a77951.c155 #define GPSR3_7 F_(SD1_CMD, IP8_15_12)
324 #define IP8_15_12 FM(SD1_CMD) F_(0, 0) FM(MSIOF1_SYNC_G) FM(NFCE_N_B) F_(0, 0) FM(SIM0_D_A) FM(STP_IVCXO27_1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
466 FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 FM(IP11_15_12) IP11_15_12 \
1062 PINMUX_IPSR_GPSR(IP8_15_12, SD1_CMD),
1063 PINMUX_IPSR_MSEL(IP8_15_12, MSIOF1_SYNC_G, SEL_MSIOF1_6),
1064 PINMUX_IPSR_GPSR(IP8_15_12, NFCE_N_B),
1065 PINMUX_IPSR_MSEL(IP8_15_12, SIM0_D_A, SEL_SIMCARD_0),
1066 PINMUX_IPSR_MSEL(IP8_15_12, STP_IVCXO27_1_B, SEL_SSP1_1_1),
5434 IP8_15_12
[all...]
H A Dpfc-r8a77965.c160 #define GPSR3_7 F_(SD1_CMD, IP8_15_12)
329 #define IP8_15_12 FM(SD1_CMD) F_(0, 0) FM(MSIOF1_SYNC_G) FM(NFCE_N_B) F_(0, 0) FM(SIM0_D_A) FM(STP_IVCXO27_1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
471 FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 FM(IP11_15_12) IP11_15_12 \
1068 PINMUX_IPSR_GPSR(IP8_15_12, SD1_CMD),
1069 PINMUX_IPSR_MSEL(IP8_15_12, MSIOF1_SYNC_G, SEL_MSIOF1_6),
1070 PINMUX_IPSR_MSEL(IP8_15_12, NFCE_N_B, SEL_NDF_1),
1071 PINMUX_IPSR_MSEL(IP8_15_12, SIM0_D_A, SEL_SIMCARD_0),
1072 PINMUX_IPSR_MSEL(IP8_15_12, STP_IVCXO27_1_B, SEL_SSP1_1_1),
5630 IP8_15_12
[all...]
H A Dpfc-r8a7796.c160 #define GPSR3_7 F_(SD1_CMD, IP8_15_12)
329 #define IP8_15_12 FM(SD1_CMD) F_(0, 0) FM(MSIOF1_SYNC_G) FM(NFCE_N_B) F_(0, 0) FM(SIM0_D_A) FM(STP_IVCXO27_1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
471 FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 FM(IP11_15_12) IP11_15_12 \
1066 PINMUX_IPSR_GPSR(IP8_15_12, SD1_CMD),
1067 PINMUX_IPSR_MSEL(IP8_15_12, MSIOF1_SYNC_G, SEL_MSIOF1_6),
1068 PINMUX_IPSR_MSEL(IP8_15_12, NFCE_N_B, SEL_NDF_1),
1069 PINMUX_IPSR_MSEL(IP8_15_12, SIM0_D_A, SEL_SIMCARD_0),
1070 PINMUX_IPSR_MSEL(IP8_15_12, STP_IVCXO27_1_B, SEL_SSP1_1_1),
5389 IP8_15_12
[all...]
H A Dpfc-r8a77470.c795 PINMUX_IPSR_GPSR(IP8_15_12, VI1_DATA1),
796 PINMUX_IPSR_GPSR(IP8_15_12, AVB_RXD0),
797 PINMUX_IPSR_GPSR(IP8_15_12, ETH_RXD0),
2897 /* IP8_15_12 [4] */

Completed in 116 milliseconds