Home
last modified time | relevance | path

Searched refs:IP3_15_12 (Results 1 - 17 of 17) sorted by relevance

/kernel/linux/linux-5.10/drivers/pinctrl/renesas/
H A Dpfc-r8a77970.c101 #define GPSR2_4 F_(VI0_DATA0, IP3_15_12)
180 #define IP3_15_12 FM(VI0_DATA0) FM(MSIOF2_SS1) FM(RTS3_N) F_(0, 0) FM(HRX3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
262 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
497 PINMUX_IPSR_GPSR(IP3_15_12, VI0_DATA0),
498 PINMUX_IPSR_GPSR(IP3_15_12, MSIOF2_SS1),
499 PINMUX_IPSR_GPSR(IP3_15_12, RTS3_N),
500 PINMUX_IPSR_GPSR(IP3_15_12, HRX3),
2375 IP3_15_12
H A Dpfc-r8a77980.c115 #define GPSR2_4 F_(VI0_DATA0, IP3_15_12)
213 #define IP3_15_12 FM(VI0_DATA0) FM(MSIOF2_SS1) FM(RTS3_N) F_(0, 0) FM(HRX3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
313 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
581 PINMUX_IPSR_GPSR(IP3_15_12, VI0_DATA0),
582 PINMUX_IPSR_GPSR(IP3_15_12, MSIOF2_SS1),
583 PINMUX_IPSR_GPSR(IP3_15_12, RTS3_N),
584 PINMUX_IPSR_GPSR(IP3_15_12, HRX3),
2797 IP3_15_12
H A Dpfc-r8a77990.c106 #define GPSR1_4 F_(A4, IP3_15_12)
241 #define IP3_15_12 FM(A4) FM(RTS4_N_A) FM(MSIOF3_SYNC_B) FM(VI4_DATA8) FM(PWM2_B) FM(DU_DG4) FM(RIF2_CLK_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
389 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
692 PINMUX_IPSR_GPSR(IP3_15_12, A4),
693 PINMUX_IPSR_MSEL(IP3_15_12, RTS4_N_A, SEL_SCIF4_0),
694 PINMUX_IPSR_MSEL(IP3_15_12, MSIOF3_SYNC_B, SEL_MSIOF3_1),
695 PINMUX_IPSR_GPSR(IP3_15_12, VI4_DATA8),
696 PINMUX_IPSR_MSEL(IP3_15_12, PWM2_B, SEL_PWM2_1),
697 PINMUX_IPSR_GPSR(IP3_15_12, DU_DG
[all...]
H A Dpfc-r8a77995.c57 #define GPSR1_20 F_(DU_DR4, IP3_15_12)
226 #define IP3_15_12 FM(DU_DR4) FM(LCDOUT20) FM(TCLK2_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
352 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
631 PINMUX_IPSR_GPSR(IP3_15_12, DU_DR4),
632 PINMUX_IPSR_GPSR(IP3_15_12, LCDOUT20),
633 PINMUX_IPSR_MSEL(IP3_15_12, TCLK2_B, SEL_TMU_0_1),
2656 IP3_15_12
H A Dpfc-r8a77951.c116 #define GPSR1_12 F_(A12, IP3_15_12)
284 #define IP3_15_12 FM(A12) FM(LCDOUT12) FM(MSIOF3_SCK_C) F_(0, 0) FM(HRX4_A) FM(VI5_DATA8) FM(DU_DG4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
449 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
825 PINMUX_IPSR_GPSR(IP3_15_12, A12),
826 PINMUX_IPSR_GPSR(IP3_15_12, LCDOUT12),
827 PINMUX_IPSR_MSEL(IP3_15_12, MSIOF3_SCK_C, SEL_MSIOF3_2),
828 PINMUX_IPSR_MSEL(IP3_15_12, HRX4_A, SEL_HSCIF4_0),
829 PINMUX_IPSR_GPSR(IP3_15_12, VI5_DATA8),
830 PINMUX_IPSR_GPSR(IP3_15_12, DU_DG
[all...]
H A Dpfc-r8a77965.c121 #define GPSR1_12 F_(A12, IP3_15_12)
289 #define IP3_15_12 FM(A12) FM(LCDOUT12) FM(MSIOF3_SCK_C) F_(0, 0) FM(HRX4_A) FM(VI5_DATA8) FM(DU_DG4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
454 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
831 PINMUX_IPSR_GPSR(IP3_15_12, A12),
832 PINMUX_IPSR_GPSR(IP3_15_12, LCDOUT12),
833 PINMUX_IPSR_MSEL(IP3_15_12, MSIOF3_SCK_C, SEL_MSIOF3_2),
834 PINMUX_IPSR_MSEL(IP3_15_12, HRX4_A, SEL_HSCIF4_0),
835 PINMUX_IPSR_GPSR(IP3_15_12, VI5_DATA8),
836 PINMUX_IPSR_GPSR(IP3_15_12, DU_DG
[all...]
H A Dpfc-r8a7796.c121 #define GPSR1_12 F_(A12, IP3_15_12)
289 #define IP3_15_12 FM(A12) FM(LCDOUT12) FM(MSIOF3_SCK_C) F_(0, 0) FM(HRX4_A) FM(VI5_DATA8) FM(DU_DG4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
454 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
829 PINMUX_IPSR_GPSR(IP3_15_12, A12),
830 PINMUX_IPSR_GPSR(IP3_15_12, LCDOUT12),
831 PINMUX_IPSR_MSEL(IP3_15_12, MSIOF3_SCK_C, SEL_MSIOF3_2),
832 PINMUX_IPSR_MSEL(IP3_15_12, HRX4_A, SEL_HSCIF4_0),
833 PINMUX_IPSR_GPSR(IP3_15_12, VI5_DATA8),
834 PINMUX_IPSR_GPSR(IP3_15_12, DU_DG
[all...]
H A Dpfc-r8a77950.c115 #define GPSR1_12 F_(A12, IP3_15_12)
283 #define IP3_15_12 FM(A12) FM(LCDOUT12) FM(MSIOF3_SCK_C) F_(0, 0) FM(HRX4_A) FM(VI5_DATA8) FM(DU_DG4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
439 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
818 PINMUX_IPSR_GPSR(IP3_15_12, A12),
819 PINMUX_IPSR_GPSR(IP3_15_12, LCDOUT12),
820 PINMUX_IPSR_MSEL(IP3_15_12, MSIOF3_SCK_C, SEL_MSIOF3_2),
821 PINMUX_IPSR_MSEL(IP3_15_12, HRX4_A, SEL_HSCIF4_0),
822 PINMUX_IPSR_GPSR(IP3_15_12, VI5_DATA8),
823 PINMUX_IPSR_GPSR(IP3_15_12, DU_DG
[all...]
H A Dpfc-r8a77470.c651 PINMUX_IPSR_GPSR(IP3_15_12, QSPI0_MOSI_QSPI0_IO0),
652 PINMUX_IPSR_GPSR(IP3_15_12, BS_N),
2847 /* IP3_15_12 [4] */
/kernel/linux/linux-6.6/drivers/pinctrl/renesas/
H A Dpfc-r8a77970.c112 #define GPSR2_4 F_(VI0_DATA0, IP3_15_12)
191 #define IP3_15_12 FM(VI0_DATA0) FM(MSIOF2_SS1) FM(RTS3_N) F_(0, 0) FM(HRX3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
272 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
506 PINMUX_IPSR_GPSR(IP3_15_12, VI0_DATA0),
507 PINMUX_IPSR_GPSR(IP3_15_12, MSIOF2_SS1),
508 PINMUX_IPSR_GPSR(IP3_15_12, RTS3_N),
509 PINMUX_IPSR_GPSR(IP3_15_12, HRX3),
2267 IP3_15_12
H A Dpfc-r8a77980.c127 #define GPSR2_4 F_(VI0_DATA0, IP3_15_12)
225 #define IP3_15_12 FM(VI0_DATA0) FM(MSIOF2_SS1) FM(RTS3_N) F_(0, 0) FM(HRX3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
322 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
590 PINMUX_IPSR_GPSR(IP3_15_12, VI0_DATA0),
591 PINMUX_IPSR_GPSR(IP3_15_12, MSIOF2_SS1),
592 PINMUX_IPSR_GPSR(IP3_15_12, RTS3_N),
593 PINMUX_IPSR_GPSR(IP3_15_12, HRX3),
2721 IP3_15_12
H A Dpfc-r8a77990.c106 #define GPSR1_4 F_(A4, IP3_15_12)
241 #define IP3_15_12 FM(A4) FM(RTS4_N_A) FM(MSIOF3_SYNC_B) FM(VI4_DATA8) FM(PWM2_B) FM(DU_DG4) FM(RIF2_CLK_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
389 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
693 PINMUX_IPSR_GPSR(IP3_15_12, A4),
694 PINMUX_IPSR_MSEL(IP3_15_12, RTS4_N_A, SEL_SCIF4_0),
695 PINMUX_IPSR_MSEL(IP3_15_12, MSIOF3_SYNC_B, SEL_MSIOF3_1),
696 PINMUX_IPSR_GPSR(IP3_15_12, VI4_DATA8),
697 PINMUX_IPSR_MSEL(IP3_15_12, PWM2_B, SEL_PWM2_1),
698 PINMUX_IPSR_GPSR(IP3_15_12, DU_DG
[all...]
H A Dpfc-r8a77995.c68 #define GPSR1_20 F_(DU_DR4, IP3_15_12)
237 #define IP3_15_12 FM(DU_DR4) FM(LCDOUT20) FM(TCLK2_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
363 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
642 PINMUX_IPSR_GPSR(IP3_15_12, DU_DR4),
643 PINMUX_IPSR_GPSR(IP3_15_12, LCDOUT20),
644 PINMUX_IPSR_MSEL(IP3_15_12, TCLK2_B, SEL_TMU_0_1),
2708 IP3_15_12
H A Dpfc-r8a77951.c115 #define GPSR1_12 F_(A12, IP3_15_12)
283 #define IP3_15_12 FM(A12) FM(LCDOUT12) FM(MSIOF3_SCK_C) F_(0, 0) FM(HRX4_A) FM(VI5_DATA8) FM(DU_DG4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
448 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
824 PINMUX_IPSR_GPSR(IP3_15_12, A12),
825 PINMUX_IPSR_GPSR(IP3_15_12, LCDOUT12),
826 PINMUX_IPSR_MSEL(IP3_15_12, MSIOF3_SCK_C, SEL_MSIOF3_2),
827 PINMUX_IPSR_MSEL(IP3_15_12, HRX4_A, SEL_HSCIF4_0),
828 PINMUX_IPSR_GPSR(IP3_15_12, VI5_DATA8),
829 PINMUX_IPSR_GPSR(IP3_15_12, DU_DG
[all...]
H A Dpfc-r8a77965.c120 #define GPSR1_12 F_(A12, IP3_15_12)
288 #define IP3_15_12 FM(A12) FM(LCDOUT12) FM(MSIOF3_SCK_C) F_(0, 0) FM(HRX4_A) FM(VI5_DATA8) FM(DU_DG4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
453 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
830 PINMUX_IPSR_GPSR(IP3_15_12, A12),
831 PINMUX_IPSR_GPSR(IP3_15_12, LCDOUT12),
832 PINMUX_IPSR_MSEL(IP3_15_12, MSIOF3_SCK_C, SEL_MSIOF3_2),
833 PINMUX_IPSR_MSEL(IP3_15_12, HRX4_A, SEL_HSCIF4_0),
834 PINMUX_IPSR_GPSR(IP3_15_12, VI5_DATA8),
835 PINMUX_IPSR_GPSR(IP3_15_12, DU_DG
[all...]
H A Dpfc-r8a7796.c120 #define GPSR1_12 F_(A12, IP3_15_12)
288 #define IP3_15_12 FM(A12) FM(LCDOUT12) FM(MSIOF3_SCK_C) F_(0, 0) FM(HRX4_A) FM(VI5_DATA8) FM(DU_DG4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
453 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
828 PINMUX_IPSR_GPSR(IP3_15_12, A12),
829 PINMUX_IPSR_GPSR(IP3_15_12, LCDOUT12),
830 PINMUX_IPSR_MSEL(IP3_15_12, MSIOF3_SCK_C, SEL_MSIOF3_2),
831 PINMUX_IPSR_MSEL(IP3_15_12, HRX4_A, SEL_HSCIF4_0),
832 PINMUX_IPSR_GPSR(IP3_15_12, VI5_DATA8),
833 PINMUX_IPSR_GPSR(IP3_15_12, DU_DG
[all...]
H A Dpfc-r8a77470.c661 PINMUX_IPSR_GPSR(IP3_15_12, QSPI0_MOSI_QSPI0_IO0),
662 PINMUX_IPSR_GPSR(IP3_15_12, BS_N),
2766 /* IP3_15_12 [4] */

Completed in 82 milliseconds