Home
last modified time | relevance | path

Searched refs:IMX8ULP_CLK_PLL4_PFD0_DIV1 (Results 1 - 3 of 3) sorted by relevance

/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dimx8ulp-clock.h88 #define IMX8ULP_CLK_PLL4_PFD0_DIV1 21 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dimx8ulp-clock.h88 #define IMX8ULP_CLK_PLL4_PFD0_DIV1 21 macro
/kernel/linux/linux-6.6/drivers/clk/imx/
H A Dclk-imx8ulp.c278 clks[IMX8ULP_CLK_PLL4_PFD0_DIV1] = imx_clk_hw_divider_closest("pll4_pfd0_div1", "pll4_pfd0_div1_gate", base + 0x608, 0, 6); in imx8ulp_clk_cgc2_init()

Completed in 4 milliseconds