Home
last modified time | relevance | path

Searched refs:IMX6SL_CLK_PLL5_VIDEO_DIV (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dimx6sl-clock.h25 #define IMX6SL_CLK_PLL5_VIDEO_DIV 16 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dimx6sl-clock.h25 #define IMX6SL_CLK_PLL5_VIDEO_DIV 16 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dimx6sl-clock.h25 #define IMX6SL_CLK_PLL5_VIDEO_DIV 16 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dimx6sl-clock.h25 #define IMX6SL_CLK_PLL5_VIDEO_DIV 16 macro
/kernel/linux/linux-5.10/drivers/clk/imx/
H A Dclk-imx6sl.c269 hws[IMX6SL_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post_div", CLK_SET_RATE_PARENT, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_lock); in imx6sl_clocks_init()
437 hws[IMX6SL_CLK_PLL5_VIDEO_DIV]->clk); in imx6sl_clocks_init()
/kernel/linux/linux-6.6/drivers/clk/imx/
H A Dclk-imx6sl.c270 hws[IMX6SL_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post_div", CLK_SET_RATE_PARENT, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_lock); in imx6sl_clocks_init()
438 hws[IMX6SL_CLK_PLL5_VIDEO_DIV]->clk); in imx6sl_clocks_init()

Completed in 6 milliseconds