Home
last modified time | relevance | path

Searched refs:HHI_HDMI_CLK_CNTL (Results 1 - 16 of 16) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/meson/
H A Dmeson_vclk.c89 #define HHI_HDMI_CLK_CNTL 0x1cc /* 0x73 offset in data sheet */ macro
817 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
819 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
821 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
898 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
907 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
916 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
925 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
934 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
H A Dmeson_dw_hdmi.c108 #define HHI_HDMI_CLK_CNTL 0x1cc /* 0x73 */ macro
440 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, 0xffff, 0x100); in dw_hdmi_phy_init()
906 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, 0xffff, 0x100); in meson_dw_hdmi_init()
/kernel/linux/linux-6.6/drivers/gpu/drm/meson/
H A Dmeson_vclk.c89 #define HHI_HDMI_CLK_CNTL 0x1cc /* 0x73 offset in data sheet */ macro
817 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
819 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
821 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
898 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
907 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
916 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
925 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
934 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, in meson_vclk_set()
H A Dmeson_dw_hdmi.c106 #define HHI_HDMI_CLK_CNTL 0x1cc /* 0x73 */ macro
388 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, 0xffff, 0x100); in dw_hdmi_phy_init()
632 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, 0xffff, 0x100); in meson_dw_hdmi_init()
/kernel/linux/linux-6.6/drivers/clk/meson/
H A Dmeson8b.h45 #define HHI_HDMI_CLK_CNTL 0x1cc /* 0x73 offset in data sheet */ macro
H A Dg12a.h74 #define HHI_HDMI_CLK_CNTL 0x1CC macro
H A Dgxbb.h57 #define HHI_HDMI_CLK_CNTL 0x1CC /* 0x73 offset in data sheet */ macro
H A Dgxbb.c2319 .offset = HHI_HDMI_CLK_CNTL,
2414 .offset = HHI_HDMI_CLK_CNTL,
2430 .offset = HHI_HDMI_CLK_CNTL,
2445 .offset = HHI_HDMI_CLK_CNTL,
H A Dmeson8b.c1708 .offset = HHI_HDMI_CLK_CNTL,
1809 .offset = HHI_HDMI_CLK_CNTL,
1830 .offset = HHI_HDMI_CLK_CNTL,
1847 .offset = HHI_HDMI_CLK_CNTL,
H A Dg12a.c3585 .offset = HHI_HDMI_CLK_CNTL,
3736 .offset = HHI_HDMI_CLK_CNTL,
3752 .offset = HHI_HDMI_CLK_CNTL,
3767 .offset = HHI_HDMI_CLK_CNTL,
/kernel/linux/linux-5.10/drivers/clk/meson/
H A Dmeson8b.h45 #define HHI_HDMI_CLK_CNTL 0x1cc /* 0x73 offset in data sheet */ macro
H A Dgxbb.h57 #define HHI_HDMI_CLK_CNTL 0x1CC /* 0x73 offset in data sheet */ macro
H A Dg12a.h74 #define HHI_HDMI_CLK_CNTL 0x1CC macro
H A Dgxbb.c2316 .offset = HHI_HDMI_CLK_CNTL,
2411 .offset = HHI_HDMI_CLK_CNTL,
2427 .offset = HHI_HDMI_CLK_CNTL,
2442 .offset = HHI_HDMI_CLK_CNTL,
H A Dmeson8b.c1645 .offset = HHI_HDMI_CLK_CNTL,
1746 .offset = HHI_HDMI_CLK_CNTL,
1767 .offset = HHI_HDMI_CLK_CNTL,
1784 .offset = HHI_HDMI_CLK_CNTL,
H A Dg12a.c3582 .offset = HHI_HDMI_CLK_CNTL,
3671 .offset = HHI_HDMI_CLK_CNTL,
3687 .offset = HHI_HDMI_CLK_CNTL,
3702 .offset = HHI_HDMI_CLK_CNTL,

Completed in 32 milliseconds