Searched refs:EN_DIGCLK (Results 1 - 2 of 2) sorted by relevance
/kernel/linux/linux-5.10/drivers/media/dvb-frontends/ |
H A D | dib0090.c | 56 #define EN_DIGCLK 0x0080 /* not in the 0x24 reg, only in 0x1b */ macro 519 dib0090_write_reg(state, 0x1b, EN_DIGCLK | EN_PLL | EN_CRYSTAL); /* PLL, DIG_CLK and CRYSTAL remain */ in dib0090_reset_digital() 587 dib0090_fw_write_reg(state, 0x1b, EN_DIGCLK | EN_PLL | EN_CRYSTAL); /* PLL, DIG_CLK and CRYSTAL remain */ in dib0090_fw_reset_digital() 1560 dib0090_write_reg(state, 0x1b, (EN_IQADC | EN_BB | EN_BIAS | EN_DIGCLK | EN_PLL | EN_CRYSTAL)); in dib0090_reset() 1562 dib0090_write_reg(state, 0x1b, (EN_DIGCLK | EN_PLL | EN_CRYSTAL)); in dib0090_reset()
|
/kernel/linux/linux-6.6/drivers/media/dvb-frontends/ |
H A D | dib0090.c | 56 #define EN_DIGCLK 0x0080 /* not in the 0x24 reg, only in 0x1b */ macro 519 dib0090_write_reg(state, 0x1b, EN_DIGCLK | EN_PLL | EN_CRYSTAL); /* PLL, DIG_CLK and CRYSTAL remain */ in dib0090_reset_digital() 587 dib0090_fw_write_reg(state, 0x1b, EN_DIGCLK | EN_PLL | EN_CRYSTAL); /* PLL, DIG_CLK and CRYSTAL remain */ in dib0090_fw_reset_digital() 1560 dib0090_write_reg(state, 0x1b, (EN_IQADC | EN_BB | EN_BIAS | EN_DIGCLK | EN_PLL | EN_CRYSTAL)); in dib0090_reset() 1562 dib0090_write_reg(state, 0x1b, (EN_DIGCLK | EN_PLL | EN_CRYSTAL)); in dib0090_reset()
|
Completed in 7 milliseconds