Home
last modified time | relevance | path

Searched refs:DWB_OGAM_RAMA_START_SLOPE_CNTL_G (Results 1 - 5 of 5) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_dwb.h89 SR(DWB_OGAM_RAMA_START_SLOPE_CNTL_G),\
247 SF_DWB2(DWB_OGAM_RAMA_START_SLOPE_CNTL_G, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_G, mask_sh),\
794 uint32_t DWB_OGAM_RAMA_START_SLOPE_CNTL_G; member
H A Ddcn30_dwb_cm.c96 gam_regs.start_slope_cntl_g = REG(DWB_OGAM_RAMA_START_SLOPE_CNTL_G); in dwb3_program_ogam_luta_settings()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_dwb.h74 SR(DWB_OGAM_RAMA_START_SLOPE_CNTL_G),\
232 SF_DWB2(DWB_OGAM_RAMA_START_SLOPE_CNTL_G, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_G, mask_sh),\
779 uint32_t DWB_OGAM_RAMA_START_SLOPE_CNTL_G; member
H A Ddcn30_dwb_cm.c96 gam_regs.start_slope_cntl_g = REG(DWB_OGAM_RAMA_START_SLOPE_CNTL_G); in dwb3_program_ogam_luta_settings()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_resource.h625 SR_ARR(DWB_OGAM_RAMA_START_SLOPE_CNTL_G, id), \

Completed in 7 milliseconds