Home
Sort by
last modified time
|
relevance
|
path
Repository(s)
applications
arkcompiler
base
build
commonlibrary
developtools
device
docs
domains
drivers
foundation
ide
interface
kernel
napi_generator
productdefine
test
third_party
vendor
select all
invert selection
clear
Full Search
Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition
Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol
Only finds symbol(e.g. methods classes,function,variables).
File Path
Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History
History log comments.
Type
Any
Bzip(2)
C
Clojure
C#
C++
ELF
Erlang
Image file
Fortran
Golang
GZIP
Haskell
Jar
Java
Java class
JavaScript
Lisp
Lua
Pascal
Perl
PHP
Plain Text
PL/SQL
Python
Rust
Scala
Shell script
SQL
Tar
Tcl
Troff
UUEncoded
Visual Basic
XML
Zip
Type of analyzer used to filter file types include with selected(e.g. just C sources).
Help
Searched
refs:DRX_CFG_BASE
(Results
1 - 2
of
2
) sorted by relevance
/kernel/linux/linux-5.10/drivers/media/dvb-frontends/drx39xyj/
H
A
D
drx_driver.h
896
#ifndef
DRX_CFG_BASE
897
#define
DRX_CFG_BASE
0
macro
900
#define DRX_CFG_MPEG_OUTPUT (
DRX_CFG_BASE
+ 0) /* MPEG TS output */
901
#define DRX_CFG_PKTERR (
DRX_CFG_BASE
+ 1) /* Packet Error */
902
#define DRX_CFG_SYMCLK_OFFS (
DRX_CFG_BASE
+ 2) /* Symbol Clk Offset */
903
#define DRX_CFG_SMA (
DRX_CFG_BASE
+ 3) /* Smart Antenna */
904
#define DRX_CFG_PINSAFE (
DRX_CFG_BASE
+ 4) /* Pin safe mode */
905
#define DRX_CFG_SUBSTANDARD (
DRX_CFG_BASE
+ 5) /* substandard */
906
#define DRX_CFG_AUD_VOLUME (
DRX_CFG_BASE
+ 6) /* volume */
907
#define DRX_CFG_AUD_RDS (
DRX_CFG_BASE
[all...]
/kernel/linux/linux-6.6/drivers/media/dvb-frontends/drx39xyj/
H
A
D
drx_driver.h
896
#ifndef
DRX_CFG_BASE
897
#define
DRX_CFG_BASE
0
macro
900
#define DRX_CFG_MPEG_OUTPUT (
DRX_CFG_BASE
+ 0) /* MPEG TS output */
901
#define DRX_CFG_PKTERR (
DRX_CFG_BASE
+ 1) /* Packet Error */
902
#define DRX_CFG_SYMCLK_OFFS (
DRX_CFG_BASE
+ 2) /* Symbol Clk Offset */
903
#define DRX_CFG_SMA (
DRX_CFG_BASE
+ 3) /* Smart Antenna */
904
#define DRX_CFG_PINSAFE (
DRX_CFG_BASE
+ 4) /* Pin safe mode */
905
#define DRX_CFG_SUBSTANDARD (
DRX_CFG_BASE
+ 5) /* substandard */
906
#define DRX_CFG_AUD_VOLUME (
DRX_CFG_BASE
+ 6) /* volume */
907
#define DRX_CFG_AUD_RDS (
DRX_CFG_BASE
[all...]
Completed in 11 milliseconds