Home
last modified time | relevance | path

Searched refs:DPLL_SYNCLOCK_ENABLE (Results 1 - 10 of 10) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/gma500/
H A Dcdv_device.c326 if ((temp & DPLL_SYNCLOCK_ENABLE) == 0) { in cdv_restore_display_registers()
327 REG_WRITE(DPLL_A, temp | DPLL_SYNCLOCK_ENABLE); in cdv_restore_display_registers()
332 if ((temp & DPLL_SYNCLOCK_ENABLE) == 0) { in cdv_restore_display_registers()
333 REG_WRITE(DPLL_B, temp | DPLL_SYNCLOCK_ENABLE); in cdv_restore_display_registers()
H A Dcdv_intel_display.c226 REG_WRITE(dpll_reg, DPLL_SYNCLOCK_ENABLE | DPLL_VGA_MODE_DIS); in cdv_dpll_set_clock_cdv()
679 dpll |= DPLL_SYNCLOCK_ENABLE; in cdv_intel_crtc_mode_set()
725 REG_WRITE(map->dpll, dpll | DPLL_VGA_MODE_DIS | DPLL_SYNCLOCK_ENABLE); in cdv_intel_crtc_mode_set()
H A Dpsb_intel_reg.h231 #define DPLL_SYNCLOCK_ENABLE (1 << 29) macro
/kernel/linux/linux-6.6/drivers/gpu/drm/gma500/
H A Dcdv_device.c305 if ((temp & DPLL_SYNCLOCK_ENABLE) == 0) { in cdv_restore_display_registers()
306 REG_WRITE(DPLL_A, temp | DPLL_SYNCLOCK_ENABLE); in cdv_restore_display_registers()
311 if ((temp & DPLL_SYNCLOCK_ENABLE) == 0) { in cdv_restore_display_registers()
312 REG_WRITE(DPLL_B, temp | DPLL_SYNCLOCK_ENABLE); in cdv_restore_display_registers()
H A Dcdv_intel_display.c227 REG_WRITE(dpll_reg, DPLL_SYNCLOCK_ENABLE | DPLL_VGA_MODE_DIS); in cdv_dpll_set_clock_cdv()
676 dpll |= DPLL_SYNCLOCK_ENABLE; in cdv_intel_crtc_mode_set()
722 REG_WRITE(map->dpll, dpll | DPLL_VGA_MODE_DIS | DPLL_SYNCLOCK_ENABLE); in cdv_intel_crtc_mode_set()
H A Dpsb_intel_reg.h231 #define DPLL_SYNCLOCK_ENABLE (1 << 29) macro
/kernel/linux/linux-5.10/drivers/video/fbdev/intelfb/
H A Dintelfbhw.h151 #define DPLL_SYNCLOCK_ENABLE (1 << 29) macro
/kernel/linux/linux-6.6/drivers/video/fbdev/intelfb/
H A Dintelfbhw.h151 #define DPLL_SYNCLOCK_ENABLE (1 << 29) macro
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/
H A Di915_reg.h1432 #define DPLL_SYNCLOCK_ENABLE (1 << 29) macro
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/
H A Di915_reg.h3436 #define DPLL_SYNCLOCK_ENABLE (1 << 29) macro

Completed in 74 milliseconds