Home
last modified time | relevance | path

Searched refs:DAR_PHY_CTRL1_XCVSEQ_MASK (Results 1 - 4 of 4) sorted by relevance

/kernel/linux/linux-5.10/drivers/net/ieee802154/
H A Dmcr20a.c542 DAR_PHY_CTRL1_XCVSEQ_MASK, MCR20A_XCVSEQ_RX); in mcr20a_start()
558 DAR_PHY_CTRL1_XCVSEQ_MASK, MCR20A_XCVSEQ_IDLE); in mcr20a_stop()
776 DAR_PHY_CTRL1_XCVSEQ_MASK, MCR20A_XCVSEQ_RX); in mcr20a_request_rx()
886 u8 seq_state = lp->irq_data[DAR_IRQ_STS1] & DAR_PHY_CTRL1_XCVSEQ_MASK; in mcr20a_irq_clean_complete()
939 DAR_PHY_CTRL1_XCVSEQ_MASK, MCR20A_XCVSEQ_IDLE); in mcr20a_irq_status_complete()
H A Dmcr20a.h293 #define DAR_PHY_CTRL1_XCVSEQ_MASK 0x07 macro
/kernel/linux/linux-6.6/drivers/net/ieee802154/
H A Dmcr20a.c542 DAR_PHY_CTRL1_XCVSEQ_MASK, MCR20A_XCVSEQ_RX); in mcr20a_start()
558 DAR_PHY_CTRL1_XCVSEQ_MASK, MCR20A_XCVSEQ_IDLE); in mcr20a_stop()
776 DAR_PHY_CTRL1_XCVSEQ_MASK, MCR20A_XCVSEQ_RX); in mcr20a_request_rx()
886 u8 seq_state = lp->irq_data[DAR_IRQ_STS1] & DAR_PHY_CTRL1_XCVSEQ_MASK; in mcr20a_irq_clean_complete()
939 DAR_PHY_CTRL1_XCVSEQ_MASK, MCR20A_XCVSEQ_IDLE); in mcr20a_irq_status_complete()
H A Dmcr20a.h293 #define DAR_PHY_CTRL1_XCVSEQ_MASK 0x07 macro

Completed in 7 milliseconds