Home
last modified time | relevance | path

Searched refs:Cache_I (Results 1 - 5 of 5) sorted by relevance

/kernel/linux/linux-5.10/arch/mips/include/asm/
H A Dcacheops.h21 #define Cache_I 0x00 macro
31 #define Hit_Writeback_Inv 0x14 /* not with Cache_I though */
37 #define Index_Invalidate_I (Cache_I | Index_Writeback_Inv)
39 #define Index_Load_Tag_I (Cache_I | Index_Load_Tag)
41 #define Index_Store_Tag_I (Cache_I | Index_Store_Tag)
43 #define Hit_Invalidate_I (Cache_I | Hit_Invalidate)
51 #define Fill_I (Cache_I | 0x14)
52 #define Hit_Writeback_I (Cache_I | Hit_Writeback)
99 #define Index_Load_Data_I (Cache_I | 0x18)
102 #define Index_Store_Data_I (Cache_I |
[all...]
/kernel/linux/linux-6.6/arch/mips/include/asm/
H A Dcacheops.h21 #define Cache_I 0x00 macro
31 #define Hit_Writeback_Inv 0x14 /* not with Cache_I though */
37 #define Index_Invalidate_I (Cache_I | Index_Writeback_Inv)
39 #define Index_Load_Tag_I (Cache_I | Index_Load_Tag)
41 #define Index_Store_Tag_I (Cache_I | Index_Store_Tag)
43 #define Hit_Invalidate_I (Cache_I | Hit_Invalidate)
51 #define Fill_I (Cache_I | 0x14)
52 #define Hit_Writeback_I (Cache_I | Hit_Writeback)
99 #define Index_Load_Data_I (Cache_I | 0x18)
102 #define Index_Store_Data_I (Cache_I |
[all...]
/kernel/linux/linux-5.10/arch/mips/kvm/
H A Dvz.c1110 if (cache != Cache_I && cache != Cache_D) in kvm_vz_gpsi_cache()
H A Demulate.c2241 } else if (cache == Cache_I) { in kvm_mips_emulate_cache()
/kernel/linux/linux-6.6/arch/mips/kvm/
H A Dvz.c1108 if (cache != Cache_I && cache != Cache_D) in kvm_vz_gpsi_cache()

Completed in 11 milliseconds